Power estimation method for an integrated circuit using probabil

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364488, 364490, G06F 1750, G06F 1700

Patent

active

058479660

ABSTRACT:
A method of estimating power for an integrated circuit based on high speed probability calculation having a high precision with considering correlation between signals may be provided. The method may be performed by calculating probability quantity accompanying to output nodes of respective logical gates, the probability quantity being represented by probability that logical values of the output nodes of respective logical gates are 1 (referred to as "signal probability" hereinafter) and probability that logical values of the output nodes of respective logical gates are changed (referred to as "switching probability" hereinafter), expanding into series a difference P.sub.e -P.sub.a between a strict value P.sub.e of the probability quantity and a value P.sub.a calculated based on supposition that all inputs of respective logical gates are independent, with respect to the probability quantity corresponding to entire input signals of the integrated circuit, and estimating power required for the integrated circuit by first calculating infinite number of terms in the series as a correction term and then employing a value obtained by adding the correction term to the value P.sub.a as an approximate value of the probability quantity.

REFERENCES:
patent: 5557531 (1996-09-01), Rostoker et al.
Uchino et al. "Switching Activity Analysis using Boolean Approximation Method," IEEE, Nov. 1995, pp 20-25.
Najm "Power Estimation Techniques for Integrated Circuits," IEEE, 1995, pp. 492-499.
Najm"A Survey of Power Estimation Techniques in VSLI Circuits," IEEE, Aug. 94, pp. 446-455.
Hachtel et al. "Probabilitic Analysis of Large Finite State Machines," ACM/IEEE, 1996, pp. 270-275.
Vanoostende et al. "Estimation of Typical Power of Synchrinous CMOS Circuits Using a Hierarchy of Simulators,"IEEE, 1993, pp. 26-39.
Tsui et al. "Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs," ACM/IEEE, 1994, pp. 18-23.
Monteiro et al. "A Methodology for Efficient Estimation of Switching Activist, in Sequential Logic Circuits," ACM/IEEE, 1994, pp. 12-17.
Ercolani et al. "Estimate of Signal Probability in Combinational Logic Networks," IEEE, pp. 132-138. Apr. 1989.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Power estimation method for an integrated circuit using probabil does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power estimation method for an integrated circuit using probabil, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power estimation method for an integrated circuit using probabil will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-184804

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.