Power efficiency in microprocessor systems

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S320000

Reexamination Certificate

active

07076775

ABSTRACT:
Methods of reducing the power consumption of a microprocessor system, comprising a microprocessor and memory connected by a bus, are provided which involve optimising a program stored in the memory by rescheduling after linking, swapping equivalent instructions, or swapping the operands of commutative operations.

REFERENCES:
patent: 5790874 (1998-08-01), Takano et al.
patent: 5819088 (1998-10-01), Reinders
patent: 5835776 (1998-11-01), Tirumalai et al.
patent: 5894576 (1999-04-01), Bharadwaj
patent: 6002878 (1999-12-01), Gehman et al.
patent: 6535984 (2003-03-01), Hurd
patent: 6587939 (2003-07-01), Takano
patent: 6725450 (2004-04-01), Takayama
patent: 0 520 650 (1992-06-01), None
patent: 8-106384 (1996-04-01), None
patent: 8101773 (1996-04-01), None
patent: 8101777 (1996-04-01), None
patent: WO 02095574 (2002-11-01), None
Fujino, Mitsumasa; Moshnyaga, Vasily, “An Efficient Hamming Distance Comparator for Low-Power Applications”, p. 641-644, 2002 IEEE, retrieved Jul. 12, 2005.
Lee, Chingren; Lee, Jenq Kuen; Hwang, TingTing; Tsai, Shi-Chun; “Compiler Optimization on Instruction Scheduling for Low Power”, p. 55-60, Sep. 2000, Proceedings of the 13th International Symposium on System Synthesis, ACM, retrieved Jul. 12, 2005.
Ishihara, Tohru; Yasuura, Hiroto; “A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors”, p. 617-623, Jan. 2000, Proceedings of the conference on Design, automation & test in Europe, ACM, retrieved Jul. 12, 2005.
Tomiyama, Hiroyuki; Ishihara, Tohru; Knoue, Akihiko; Yasuura, Hiroto; “Instruction Scheduling for Power Reduction in Processor-Based System Design”, p. 855-860, 1998 IEEE, retireved Jul. 12, 2005.
Search Report regarding corresponding Great Britain Application No. 0118420.9 dated Mar. 14, 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Power efficiency in microprocessor systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power efficiency in microprocessor systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power efficiency in microprocessor systems will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3541688

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.