Power converter package and thermal management

Details Power converter package and thermal management Power converter package and thermal management

2008-04-22

2008-04-22

Norris, Jeremy C (Department: 2841)

Electricity: conductors and insulators

Conduits, cables or conductors

Preformed panel circuit arrangement

C361S761000, C029S830000, C174S252000

Reexamination Certificate

active

10303613

ABSTRACT:
Power conversion apparatus includes a circuit board with power conversion circuitry and a package having an upper portion and a lower portion that respectively enclose circuitry on a top surface and a bottom surface of the circuit board. The lower portion encloses a smaller region than that enclosed by the upper portion. The regions are arranged to define an overhang region on the bottom surface of the circuit board. Interface contacts are provided on the bottom surface in the overhang region for making electrical connections to the circuit board. A thermal extender includes a surface for mounting a heat dissipating power converter and a surface for mating with an external circuit board. Interface conductors mate with contacts on the power converter and with conductive regions on the external circuit board. A heat sink is thermally coupled to remove heat generated by the power converter.

REFERENCES:
patent: 2917678 (1959-12-01), Tepper
patent: 3192307 (1965-06-01), Lazar
patent: 3205408 (1965-09-01), Boehm et al.
patent: 4417296 (1983-11-01), Schelhorn
patent: 4479686 (1984-10-01), Hoshino et al.
patent: 4531145 (1985-07-01), Wiech, Jr.
patent: 4551746 (1985-11-01), Gilbert et al.
patent: 4551747 (1985-11-01), Gilbert et al.
patent: 4622621 (1986-11-01), Barre
patent: 4741472 (1988-05-01), Bärmann
patent: 4750089 (1988-06-01), Derryberry et al.
patent: 4879630 (1989-11-01), Boucard et al.
patent: 4918811 (1990-04-01), Eichelberger et al.
patent: 4953005 (1990-08-01), Carlson et al.
patent: 4959750 (1990-09-01), Cnyrim et al.
patent: 5019941 (1991-05-01), Craft
patent: 5075821 (1991-12-01), McDonnal et al.
patent: 5200884 (1993-04-01), Ohashi
patent: 5249971 (1993-10-01), Lai et al.
patent: 5352851 (1994-10-01), Wallace et al.
patent: 5365403 (1994-11-01), Vinciarelli et al.
patent: 5394300 (1995-02-01), Yoshimura
patent: 5526234 (1996-06-01), Vinciarelli et al.
patent: 5615089 (1997-03-01), Yoneda et al.
patent: 5728600 (1998-03-01), Saxelby, Jr. et al.
patent: 5920458 (1999-07-01), Azar
patent: 5940576 (1999-08-01), de Simon
patent: 6000125 (1999-12-01), Kang
patent: 6005773 (1999-12-01), Rozman et al.
patent: 6025768 (2000-02-01), Martich
patent: 6031726 (2000-02-01), Vinciarelli et al.
patent: 6052045 (2000-04-01), Martich
patent: 6075381 (2000-06-01), LaBerge
patent: 6137062 (2000-10-01), Zimmerman
patent: 6208531 (2001-03-01), Vinciarelli et al.
patent: 6215682 (2001-04-01), Akamatsu
patent: 6275052 (2001-08-01), Hembree et al.
patent: 6294971 (2001-09-01), Schenk et al.
patent: 6310301 (2001-10-01), Heinrich et al.
patent: 6316737 (2001-11-01), Evans et al.
patent: 6359784 (2002-03-01), Stevens
patent: 6403009 (2002-06-01), Saxelby, Jr. et al.
patent: 6434005 (2002-08-01), Vinciarelli et al.
patent: 6559665 (2003-05-01), Barabi
patent: 6728106 (2004-04-01), Kim
patent: 0 674 474 (1995-09-01), None
patent: 2 214 731 (1989-06-01), None
patent: 50-48579 (1975-05-01), None
patent: 63-146940 (1988-09-01), None
patent: 1-73966 (1989-05-01), None
patent: 2-142173 (1990-05-01), None
patent: 2-129766 (1990-10-01), None
patent: 5-315192 (1993-11-01), None
Gates and Yokoro, “Sealed Chip-on-board Circuit Protection”, 3rdInternational SAMPE Electronics Conference, pp. 929-938, Jun. 1989.
Vinciarelli, “Factorized Power Architecture With Point of Load Sine Amplitude Converters,” U.S. Appl. No. 10/066,418, filed Jan. 31, 2002.
Vinciarelli, “Factorized Power Architecture with Point of Load Sine Amplitude Converters,” CIP U.S. Appl. No. 10/264,327, filed Oct. 1, 2002.
Data sheet, “Preliminary Tech Spec, Narrow Input, Isolated DC/DC Bus Converter,” SynQor Document No. 005-2BQ512J, Rev. 7, pp. 1-8, Jan. 14, 2003.
Vinciarelli et al., Mounting Electronic Components on Circuit Boards, U.S. Appl. No. 09/340,707, filed Jun. 29, 1999.
Data sheet, “Full Function Synchronous Buck Power Block”, Model iP1001, published by International Rectifier, El Segundo, CA, USA, pp. 1-18, Jul. 26, 2002.
Intel, “Ball Grid Array (BGA) Packaging,” 14.1, 2000 Packaging Databook, pp. 14-1-14-30.
Intel, “The Chip Scale Package (CSP),” 15.1, 2000 Packaging Databook, pp. 15-1-15-16.
Coto Technology B40 4-Channel RF Relays, printed from Coto Technology website at http://www.cotorelya.com/html/reed—relay—b40—rf—seris.htm.
Coto Technology Product Selector Chart, printed from Coto Technology website at http://www.cotorelay.com/htm/reed—relay—dry—reed—switch—p.htm.

Affiliated with

Also associated with

Rating

Power converter package and thermal management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power converter package and thermal management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power converter package and thermal management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3946819