Power control on a packet-by-packet basis in a CMOS transceiver

Details Power control on a packet-by-packet basis in a CMOS transceiver Power control on a packet-by-packet basis in a CMOS transceiver

2007-01-08

2008-07-15

Ghayour, Mohammad H. (Department: 2611)

Pulse or digital communications

Transmitters

Antinoise or distortion

C455S127100, C455S522000

Reexamination Certificate

active

07400691

ABSTRACT:
A transceiver includes a power control circuit in the transmitter that operates on a packet-by-packet basis. The transceiver can, for each packet, set a variable gain amplifier to a first gain and use predetermined gain increments to thereafter increase gain until a gain hold event. The gain hold event can be an expiration of a time duration allocated for changing gain or a desired power being reached, whichever event occurs first. The gain can be adjusted by a predetermined amount based on an operating condition.

REFERENCES:
patent: 4520324 (1985-05-01), Jett, Jr. et al.
patent: 4851842 (1989-07-01), Iwamatsu
patent: 5191300 (1993-03-01), Graham et al.
patent: 5287555 (1994-02-01), Wilson et al.
patent: 5313172 (1994-05-01), Vagher
patent: 5564087 (1996-10-01), Cygan et al.
patent: 5752171 (1998-05-01), Akiya
patent: 5752172 (1998-05-01), Matero
patent: 5867778 (1999-02-01), Khoury et al.
patent: 5880631 (1999-03-01), Sahota
patent: 6032052 (2000-02-01), Richardson
patent: 6046640 (2000-04-01), Brunner
patent: 6069579 (2000-05-01), Ito et al.
patent: 6154018 (2000-11-01), Sessions
patent: 6201443 (2001-03-01), Tanji
patent: 6307844 (2001-10-01), Tsunehara et al.
patent: 6320913 (2001-11-01), Nakayama
patent: 6374116 (2002-04-01), Peterzell et al.
patent: 6463295 (2002-10-01), Yun
patent: 6504433 (2003-01-01), Weber et al.
patent: 6519293 (2003-02-01), Miyake
patent: 6591089 (2003-07-01), Ichihara
patent: 6670849 (2003-12-01), Damgaard et al.
patent: 0 616 421 (1994-02-01), None
patent: 0 718 985 (1996-06-01), None
patent: 0 847 147 (1998-06-01), None
patent: 2 326 782 (1998-12-01), None
Cho et al. “A Single Chip CMOS Direct Conversion Transceiver for 900 MHz Spread Spectrum Digital Cordless Phones,” IEEE International Solid State Circuits Conference, 1999.
Rofougaran et al. “A Single-Chip 900 MHz Spread Spectrum Wireless Transceiver in 1-μm CMOS, Part I: Architecture and Transmitter Design,” IEEE Journal of Solid State Circuits, 3rded., vol. 33 (No. 4), pp. 515-534, 1998.

Affiliated with

Also associated with

Rating

Power control on a packet-by-packet basis in a CMOS transceiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power control on a packet-by-packet basis in a CMOS transceiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power control on a packet-by-packet basis in a CMOS transceiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3966447