Power consumption reduction for domino circuits

Details Power consumption reduction for domino circuits Power consumption reduction for domino circuits

1999-07-02

2003-03-04

Broda, Samuel (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

C703S015000, C703S018000, C703S013000, C716S030000

Reexamination Certificate

active

06529861

ABSTRACT:

FIELD
This invention relates generally to domino circuits, and more particularly to power consumption reduction for domino circuits.
BACKGROUND
The speeds at which electronic circuits are required to perform is constantly increasing. As the overall processor speed becomes faster, the need for faster internal circuitry has increased. The need for high speed circuits is not limited to processors, but applies everywhere from cellular phones to digital broadcast receiver systems. Many hand held devices use application specific integrated circuits (ASICs) and they must approach microprocessor frequency targets but have an even tighter area budget. A way to increase the speed of a circuit is to use domino circuits (dynamic logic circuits) instead of static CMOS circuits. A domino circuit includes one or more domino gates. A typical domino gate has a precharge transistor, an evaluate transistor, and an inverting buffer. Domino circuits are generally faster than circuits implemented in CMOS static circuits. For example, domino circuits typically account for thirty percent of the logic transistors of a microprocessor.
The power consumption of domino circuits is attributed to precharging every cycle and to dual-rail logic duplication. A domino functional unit block typically dissipates up to four times as much power as an equivalent static functional unit block. These power problems are magnified with the increasing popularity of portable battery operated devices such as cellular phones and laptop computers which must operate at low power consumptions. The ASICs used in these applications are required to operate fast but consume small amounts of power.
The use of domino circuits in high-performance microprocessor design is an efficient way of increasing circuit speed and reducing area. Domino logic allows a single clock to precharge and evaluate a cascade of dynamic logic blocks and requires incorporating a static CMOS inverting buffer at the output of each dynamic logic gate. Despite various area and speed advantages, the inherently non-inverting nature of domino gates requires the implementation of logic network without inverters. Domino circuits typically dissipate four times as much power as an equivalent static circuit.
Currently, a way to convert a logic circuit into an inverter free domino logic circuit is to convert the logic circuit into AND, OR, and NOT gates only. Then, the inverters can be propagated back from the primary outputs towards the inputs by applying simple De Morgan's laws. Some inverters may not be capable of being propagated all the way to a primary input and will be trapped. Since these inverters cannot be removed, the gate which the inverter is trapped requires duplication to be implemented. This duplication generally causes substantial area and substantial power consumption penalties.
Attempts have been made to reduce the area used by domino circuits but these generally result in relatively large power consumption. What is needed is a way to reduce the power used by domino circuits.
SUMMARY
One embodiment of the present invention provides a method for reducing power consumption of a domino circuit. An initial phase assignment for outputs of the domino circuit is generated. A final phase assignment that reduces power consumption of the domino circuit is determined. The final phase assignment is selected from at least one additional phase assignment.
In another embodiment, the present invention provides a method for reducing power consumption of a domino circuit. An initial output phase assignment for outputs of the domino circuit is generated. A first power consumption of the domino circuit using the initial output phase assignment output of the circuit is computed. A plurality of additional output phase assignments is generated. For each one of the plurality of additional output phase assignments a power consumption of the domino circuit using each of the plurality additional output phase assignments is evaluated. For each one of the plurality of additional output phase assignments, the power consumption of the domino circuit using each of the plurality additional output phase assignments is compared to the first power consumption. For each one of the plurality of additional output phase assignments, either the initial output phase assignment or one of the plurality additional output phase assignments is selected.


REFERENCES:
patent: 4697109 (1987-09-01), Honma et al.
patent: 4899066 (1990-02-01), Aikawa et al.
patent: 5258666 (1993-11-01), Furuki
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5543735 (1996-08-01), Lo
patent: 5568062 (1996-10-01), Kaplinsky
patent: 5657256 (1997-08-01), Swanson et al.
patent: 5661675 (1997-08-01), Chin et al.
patent: 5671151 (1997-09-01), Williams
patent: 5731983 (1998-03-01), Balakrishnan et al.
patent: 5748012 (1998-05-01), Beakes et al.
patent: 5796282 (1998-08-01), Sprague et al.
patent: 5815005 (1998-09-01), Bosshart
patent: 5825208 (1998-10-01), Levy et al.
patent: 5831990 (1998-11-01), Queen et al.
patent: 5852373 (1998-12-01), Chu et al.
patent: 5886540 (1999-03-01), Perez
patent: 5892372 (1999-04-01), Ciraula et al.
patent: 5896046 (1999-04-01), Bjorksten et al.
patent: 5896399 (1999-04-01), Lattimore et al.
patent: 5898330 (1999-04-01), Klass
patent: 5917355 (1999-06-01), Klass
patent: 5942917 (1999-08-01), Chappell et al.
patent: 5986399 (1999-11-01), Lattimore et al.
patent: 6002272 (1999-12-01), Somasekhar et al.
patent: 6002292 (1999-12-01), Allen et al.
patent: 6049231 (2000-04-01), Bosshart
patent: 6052008 (2000-04-01), Chu et al.
patent: 6060910 (2000-05-01), Inui
patent: 6086619 (2000-07-01), Hausman et al.
patent: 6087855 (2000-07-01), Frederick, Jr. et al.
patent: 6090153 (2000-07-01), Chen et al.
patent: 6104212 (2000-08-01), Curran
patent: 6108805 (2000-08-01), Rajsuman
patent: 6132969 (2000-10-01), Stouhton et al.
patent: 6133759 (2000-10-01), Beck et al.
patent: 6204696 (2001-03-01), Krishnamurthy et al.
patent: 6363515 (2002-03-01), Rajagopal et al.
patent: 2001/0014875 (2001-08-01), Young et al.
patent: 0954101 (1999-03-01), None
patent: 59-039124 (1984-03-01), None
patent: 04-239221 (1992-08-01), None
Puri et al., “Logic optimization by output phase assignment in dynamic logic synthesis”, IEEE/ACM International Conference on Computer-Aided design, 1996.*
Xun Liu et al., “Minimizing sensitivity to delay vatriations in high performance synchronous circuits”, Design, Automation and Test in Europe Confrerence, Mar., 1999.*
Thompson, S., et al., “Dual Threshold Voltages and Substrate Bias: Keys to High Performance, Low Power, 0.1 um Logic Designs”,1997 Symposium on VLSI Technology Digest of Technical Papers,69-70, (1997).
Bryant, R.E., “Graph-Based Algorithms for Boolean Function Manipulation”,IEEE Transactions on Computers, C-35 (8),677-691, (1986).
Chakradhar, S.T., et al., “An Exact Algorithm for Selecting Partial Scan Flip-Flops”,Proceedings, 31st Annual Design Automation Conference,San Diego, California, 81-86, (1994).
Chakravarty, S., “On the Complexity of Using BDDs for the Synthesis and Analysis of Boolean Circuits”,27th Annual Allerton Conference on Communication, Control, and Computing,Allerton House, Monticello, Illinois., 730-739, (1989).
Patra, P., et al., “Automated Phase Assignment for the Synthesis of Low Power Domino Circuits”, 379-384.
Puri, et al., “Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis”,International Conference on Computer Aided Design,2-8, (1996).

Affiliated with

Also associated with

Rating

Power consumption reduction for domino circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power consumption reduction for domino circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power consumption reduction for domino circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3010312