Power bus routing for providing noise isolation in gate arrays

Details Power bus routing for providing noise isolation in gate arrays Power bus routing for providing noise isolation in gate arrays

1982-07-01

1985-04-16

Edlow, Martin H.

357 41, 357 68, H01L 2702, H01L 2710, H01L 2348, H01L 2715

Patent

active

045119147

ABSTRACT:
A gate array which has power bus routing for increasing current availability to a plurality of transistor cells is provided. The gate array also has separate power busses for input/internal logic and output circuits. The gate array comprises n columns of transistor cells with two power busses extending substantially along each column to power the cells. Input/internal logic power busses and separate output power busses extend around the perimeter of the columns of transistor cells. At least one power strip for increasing current availability to the transistor cells is routed across the transistor cells substantially perpendicular to the n columns and is connected to both the power busses of each column and to the input/internal logic power busses.

REFERENCES:
patent: 3808475 (1974-04-01), Buelow et al.
patent: 3999214 (1976-12-01), Cass
patent: 4161662 (1979-07-01), Malcolm et al.
patent: 4212026 (1980-07-01), Balasubramanian et al.
patent: 4218693 (1980-08-01), Gee et al.
patent: 4249193 (1981-02-01), Balyoz et al.
patent: 4393464 (1983-07-01), Knapp et al.
patent: 4412237 (1983-10-01), Matsumura et al.

Affiliated with

Also associated with

Rating

Power bus routing for providing noise isolation in gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power bus routing for providing noise isolation in gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power bus routing for providing noise isolation in gate arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1459542