Power and ground shield mesh to remove both capacitive and...

Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular power supply distribution means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S208000, C257S211000

Reexamination Certificate

active

07436008

ABSTRACT:
A power and ground shield mesh to remove both capacitive and inductive signal coupling effects of routing in integrated circuit device. An embodiment describes the routing of a shield mesh of both power and ground lines to remove noise created by capacitive and inductive coupling. Relatively long signal lines are routed in between fully connected power and ground shield mesh which may be generated by a router during the signal routing phase or during power mesh routing phase. Leaving only the odd tracks or the even tracks for signal routing, power mesh (VDD) and ground mesh (VSS) are routed and fully interconnected leaving shorter segments and thereby reducing the RC effect of the circuit device. Another embodiment presents a technique where the signals are shielded using the power and ground mesh for a gridless routing. Another embodiment presents a multi-layer grid routing technique where signals are routed on even grid and the power and ground lines are routed on odd grid. A similar embodiment represents grid routing technique where the signals are routed between layers N and N+1. Another embodiment enables signals to be shielded by opposite power and ground grids on left, right, top and bottom. Additional embodiments also include utilization of similar mesh utilized in standard cell and/or in the gate array routing area or any other area where any other signal line is to be shielded.

REFERENCES:
patent: 4353040 (1982-10-01), Krumm et al.
patent: 5288949 (1994-02-01), Crafts
patent: 5723908 (1998-03-01), Fuchida et al.
patent: 6348722 (2002-02-01), Yoshikoshi
patent: 6388200 (2002-05-01), Schaper
patent: 2001/0013422 (2001-08-01), Schaper
patent: 2003/0155642 (2003-08-01), Davis et al.
Khatri, G. S. et al. “A novel VLSI layout fabric for deep sub-micron applications,” inProceedings of the Design Automation Conference, (New Orleans), Jun. 1999.
Khatri, Sunil P. et al. “Cross-talk Immune VLSI Design using a Network of PLAs Embedded in a Regular Layout Fabric”, IEEE/ACM International Conference on Computer Aided Design, ICCAD-2000, Nov. 5-9, 2000, San Jose, CA, USA.
Magma Design Automation, Inc. “Deep-Submicron Signal Integrity”, white paper, 2002.
Mezhiba, Andrey V. and Friedman, Eby G. “Scaling Trends of On-Chip Power Distribution Noise”, SLIP'02, Apr. 6-7, 2002, San Diego, California, USA, pp. 47-53.
Nassif, Sani R. and Fakhouri, O. “Technology Trends in Power-Grid-Induced Noise”, SLIP'02, Apr. 6-7, 2002, San Diego, California, USA, pp. 55-59.
PCT International Search Report for PCT International Appln. No. US02/24267, mailed May 10, 2004 (6 pages).
Shin, Seongkyun et al. “Analytical Signal Integrity Verification Models for Inductance-Dominant Multi-Coupled VLSI Interconnects”, SLIP'02, Apr. 6-7, 2002, San Diego, California, USA, pp. 61-68.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Power and ground shield mesh to remove both capacitive and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power and ground shield mesh to remove both capacitive and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power and ground shield mesh to remove both capacitive and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4012954

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.