Amplifiers – With semiconductor amplifying device – Including gain control means
Reexamination Certificate
2001-01-19
2003-03-25
Shingleton, Michael B (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including gain control means
C330S295000, C330S296000, C330S297000, C330S302000
Reexamination Certificate
active
06538515
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is generally related to power amplifiers, and, more specifically, to a power amplifier designed to be used at two or more output powers.
2. Discussion of the Background
In transmitters used in GSM like systems, the output power of the transmitter is controlled by a power amplifier (“PA”). The efficiency at which a PA operates is dependent upon the amount of power being produced and the load seen by the PA. That is, for a given load being driven by the PA, there is an output power at which the efficiency of the PA is maximized. This output power is referred to as the “optimum output power”. Thus, for a given load, a PA operates less efficiently when the output power is lowered from the optimum output power, unless the load of the PA is appropriately adjusted.
If the output power range is desired to be very wide (for example, 0-33 dBm), this method becomes complicated. One solution is to use a DC/DC converter. But this solution is costly and takes up a great deal of space.
What is desired, therefore, is a system and/or method that overcomes these and other disadvantages associated with power amplifiers.
SUMMARY OF THE INVENTION
Embodiments of the present invention provide a power amplifier that operates at a high efficiency over a wide power range. According to one embodiment, the power amplifier includes two circuits connected in parallel. The first circuit and the second circuit each include a transistor. Each transistor is connected to a supply voltage through a controllable connector, such as a switch a linear regulator. Each transistor is also connected through an inductor to a shunt capacitor to ground. In full output power mode all transistors are connected to the supply voltage through a controllable connector and all transistors are biased normally. In less than full output power mode, one of the transistors is disconnected from the supply voltage by “turning off” the connector that connects the transistor to the supply voltage. While disconnected from the supply voltage, the transistor's bias voltage is increased, thereby forming a low resistance to ground. This means that the inductor connected to the transistor is now connected to ground and in parallel with the shunt capacitor. What then happens is that the negative admittance of the circuit formed by the shunt capacitor and inductor is lowered and that the Inductance (L) increases since one of the inductors is no longer in parallel with the other inductors. The increase in the Inductance causes the impedance at the collector to increase. The increase in the impedance at the collector results in realization of a high efficiency at the lower output power.
Depending on how many of the transistors are short circuited to ground, a different impedance can be presented for the power amplifier. It is possible to choose a matching network which makes it possible to maintain the correct phase of the load at least for the lower impedance.
Further features and advantages of the present invention, as well as the structure and operation of various embodiments of the present invention, are described in detail below with reference to the accompanying drawings.
It should be emphasized that the term “comprises/comprising” when used in this specification is taken to specify the presence of stated features, integers, steps, or components but does not preclude the presence or addition of one or more other features, integers, steps, components or groups thereof.
REFERENCES:
patent: 4831334 (1989-05-01), Hudspeth et al.
patent: 5146178 (1992-09-01), Nojima et al.
patent: 5903854 (1999-05-01), Abe et al.
patent: 0883241 (1998-12-01), None
patent: 0887924 (1998-12-01), None
patent: 1 501 082 (1978-02-01), None
patent: WO 98/37627 (1998-08-01), None
patent: WO 99/54994 (1999-10-01), None
Shea et al. “Principles of Transistor Circuits” John Wiley & Sons Copyright 1953 pp. 25 and 297.*
Burnill, J. “AM Transmitting”, Electronics World and Wireless World, GB, Reed Business Publishing, Sutton, Surrey, vol. 101, No. 1706, 1995, pp. 58-60.
EPO International Search Report, RS106602, dated Jul. 13, 2001.
Tyberghien, G.; Form PCT/ISA/210; International Search Report for PCT/EP 02/00387 as completed Jul. 23, 2002; 4 pages.
Shingleton Michael B
Telefonaktiebolaget LM Ericsson (publ)
LandOfFree
Power amplifier and method of operating a power amplifier... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power amplifier and method of operating a power amplifier..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power amplifier and method of operating a power amplifier... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3001991