Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2007-01-09
2007-01-09
Paladini, Albert W. (Department: 2125)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
C703S002000, C716S030000
Reexamination Certificate
active
10494151
ABSTRACT:
Methods and apparatus are disclosed to automatically generate posynonomial performance parameter models for linear and non-linear systems such as electronic circuit characteristics, based on numerical simulations, measurements or observation. The resulting models can be used for automated optimisation of the systems, e.g. optimization-based sizing of electronic circuits so that their performance meets the set of specifications imposed by the designer. They can also be used for optimizing the performance of the system such as the performance of an electronic circuit or to adjust or control the operation of the circuit. The methods and apparatus can be applied to any physical (e.g., electrical, chemical, mechanical, biological) or non physical (e.g., economical, financial, banking) system with which the input is performance values of the system rather than an analytical definition of the system, e.g. the input can be performance data obtained by simulation and/or by measurement and/or observation.
REFERENCES:
patent: 5392221 (1995-02-01), Donath et al.
patent: 6269277 (2001-07-01), Hershenson et al.
patent: 6295635 (2001-09-01), Dhaene et al.
patent: 6311145 (2001-10-01), Hershenson et al.
patent: 6415417 (2002-07-01), Tanaka et al.
patent: 7065727 (2006-06-01), Hershenson et al.
Daems et al., “An Efficient Optimization-based Technique to Generate Posynomial Performance Models for Analog Integrated Circuits,” Proceedings 2002 Design Automation Conference, Proceedings of 39thDesign Automation Conference, New Orleans, LA, pp. 431-436 (Jun. 10-14, 2002).
Daems et al., “Simulation-based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing,” IEEE/ACM International Conference on Computer Aided Design, ICCAD 2001, IEEE/ACM Digest of Technical Papers, IEEE/ACM International Conference on Computer Aided Design, ICAD 2001, IEEE/ACM Digest of Technical Papers, San Jose, CA, pp. 70-74 (2001).
Hershenson et al., “Optimal Design of a CMOS Op-Amp via Geometric Programming,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 1, pp. 1-21 (Jan. 2001).
Mandal et al., “CMOS Op-Amp Sizing Using a Geometric Programming Formulation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 1, pp. 22-38 (Jan. 2001).
Li et al., “Robust Analog/RF Circuit Design with Projection-Based Posynomial Modeling,” IEEE, pp. 855-862 (2004).
Daems Walter
Gielen Georges
Sansen Willy
Kimotion Technologies, Inc.
Paladini Albert W.
Trop Pruner & Hu PC
LandOfFree
Posynomial modeling, sizing, optimization and control of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Posynomial modeling, sizing, optimization and control of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Posynomial modeling, sizing, optimization and control of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3738633