Post passivation interconnection schemes on top of the IC chips

Details Post passivation interconnection schemes on top of the IC chips Post passivation interconnection schemes on top of the IC chips

2007-06-13

2008-08-26

Picardat, Kevin M (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified configuration

C257S690000, C257S700000, C257S774000

Reexamination Certificate

active

07417317

ABSTRACT:
A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric and a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide post-passivation interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick passivation interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.

REFERENCES:
patent: 4423547 (1984-01-01), Farrar et al.
patent: 4618878 (1986-10-01), Aoyama et al.
patent: 5083187 (1992-01-01), Lamson et al.
patent: 5108950 (1992-04-01), Wakabayashi et al.
patent: 5227012 (1993-07-01), Brandli et al.
patent: 5384488 (1995-01-01), Golshan et al.
patent: 5416356 (1995-05-01), Staudinger et al.
patent: 5468984 (1995-11-01), Efland et al.
patent: 5478773 (1995-12-01), Dow et al.
patent: 5659201 (1997-08-01), Wollesen
patent: 5665639 (1997-09-01), Seppala et al.
patent: 5789303 (1998-08-01), Leung et al.
patent: 5834844 (1998-11-01), Akagawa et al.
patent: 5854513 (1998-12-01), Kim
patent: 5929508 (1999-07-01), Delgado et al.
patent: 5969424 (1999-10-01), Matsuki et al.
patent: 6020640 (2000-02-01), Efland et al.
patent: 6030877 (2000-02-01), Lee et al.
patent: 6066877 (2000-05-01), Williams et al.
patent: 6103552 (2000-08-01), Lin
patent: 6144100 (2000-11-01), Shen et al.
patent: 6146958 (2000-11-01), Zhao et al.
patent: 6159773 (2000-12-01), Lin
patent: 6184143 (2001-02-01), Ohashi et al.
patent: 6187680 (2001-02-01), Costrini et al.
patent: 6229221 (2001-05-01), Kloen et al.
patent: 6236101 (2001-05-01), Erdeljac et al.
patent: 6272736 (2001-08-01), Lee
patent: 6303423 (2001-10-01), Lin
patent: 6383916 (2002-05-01), Lin
patent: 6455885 (2002-09-01), Lin
patent: 6459135 (2002-10-01), Basteres et al.
patent: 6465879 (2002-10-01), Taguchi
patent: 6472745 (2002-10-01), Iizuka
patent: 6495442 (2002-12-01), Lin et al.
patent: 6501169 (2002-12-01), Aoki et al.
patent: 6544880 (2003-04-01), Akram
patent: 6545354 (2003-04-01), Aoki et al.
patent: 6560862 (2003-05-01), Chen et al.
patent: 6605528 (2003-08-01), Lin et al.
patent: 6636139 (2003-10-01), Tsai et al.
patent: 6649509 (2003-11-01), Lin et al.
patent: 6683380 (2004-01-01), Efland et al.
patent: 6707159 (2004-03-01), Kumamoto et al.
patent: 6734563 (2004-05-01), Lin et al.
patent: 6800555 (2004-10-01), Test et al.
patent: 7230340 (2007-06-01), Lin
patent: 7271489 (2007-09-01), Lin et al.
patent: 2001/0035452 (2001-11-01), Test et al.
patent: 2002/0017730 (2002-02-01), Tahara et al.
patent: 2002/0109232 (2002-08-01), Lin et al.
patent: 2002/0115282 (2002-08-01), Lin et al.
patent: 2002/0158334 (2002-10-01), Vu et al.
patent: 2003/0102551 (2003-06-01), Kikuchi
patent: 2004/0089951 (2004-05-01), Lin
patent: 2004/0166659 (2004-08-01), Lin et al.
patent: 2005/0104177 (2005-05-01), Lin et al.
patent: 2006/0049524 (2006-03-01), Lin et al.
patent: 2006/0049525 (2006-03-01), Lin et al.
patent: 2006/0063378 (2006-03-01), Lin et al.
patent: 2006/0076687 (2006-04-01), Lin et al.

Affiliated with

Also associated with

Rating

Post passivation interconnection schemes on top of the IC chips does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Post passivation interconnection schemes on top of the IC chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post passivation interconnection schemes on top of the IC chips will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3995565