Post passivation interconnection schemes on top of the IC chips

Details Post passivation interconnection schemes on top of the IC chips Post passivation interconnection schemes on top of the IC chips

2011-02-01

2011-02-01

Pizarro, Marcos D. (Department: 2814)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

C257SE23142

Reexamination Certificate

active

07880304

ABSTRACT:
A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric and a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide post-passivation interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick passivation interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.

REFERENCES:
patent: 4423547 (1984-01-01), Farrar et al.
patent: 4618878 (1986-10-01), Aoyama et al.
patent: 4685998 (1987-08-01), Quinn
patent: 4789647 (1988-12-01), Peters
patent: 5046161 (1991-09-01), Takada
patent: 5061985 (1991-10-01), Meguro et al.
patent: 5083187 (1992-01-01), Lamson et al.
patent: 5108950 (1992-04-01), Wakabayashi et al.
patent: 5226232 (1993-07-01), Boyd
patent: 5227012 (1993-07-01), Brandli et al.
patent: 5244833 (1993-09-01), Gansauge et al.
patent: 5384488 (1995-01-01), Golshan et al.
patent: 5416356 (1995-05-01), Staudinger et al.
patent: 5468984 (1995-11-01), Efland et al.
patent: 5478773 (1995-12-01), Dow et al.
patent: 5532512 (1996-07-01), Fillion
patent: 5659201 (1997-08-01), Wollesen et al.
patent: 5665639 (1997-09-01), Seppala et al.
patent: 5665989 (1997-09-01), Dangelo
patent: 5691248 (1997-11-01), Cronin
patent: 5767010 (1998-06-01), Mis et al.
patent: 5789303 (1998-08-01), Leung et al.
patent: 5792594 (1998-08-01), Brown
patent: 5834844 (1998-11-01), Akagawa et al.
patent: 5854513 (1998-12-01), Kim
patent: 5883435 (1999-03-01), Geffken
patent: 5892273 (1999-04-01), Iwasaki
patent: 5929508 (1999-07-01), Delgado et al.
patent: 5952726 (1999-09-01), Liang
patent: 5969424 (1999-10-01), Matsuki et al.
patent: 5994766 (1999-11-01), Shenoy
patent: 6011314 (2000-01-01), Leibovitz
patent: 6020640 (2000-02-01), Efland et al.
patent: 6022792 (2000-02-01), Ishii
patent: 6030877 (2000-02-01), Lee et al.
patent: 6066877 (2000-05-01), Williams et al.
patent: 6075290 (2000-06-01), Schaefer et al.
patent: 6077726 (2000-06-01), Mistry
patent: 6103552 (2000-08-01), Lin
patent: 6103557 (2000-08-01), Nakanishi
patent: 6144100 (2000-11-01), Shen et al.
patent: 6146958 (2000-11-01), Zhao et al.
patent: 6159773 (2000-12-01), Lin
patent: 6184143 (2001-02-01), Ohashi et al.
patent: 6187680 (2001-02-01), Costrini et al.
patent: 6229221 (2001-05-01), Kloen et al.
patent: 6236101 (2001-05-01), Erdeljac et al.
patent: 6272736 (2001-08-01), Lee
patent: 6288447 (2001-09-01), Amishiro
patent: 6303423 (2001-10-01), Lin
patent: 6359328 (2002-03-01), Dubin
patent: 6362087 (2002-03-01), Wang
patent: 6383916 (2002-05-01), Lin
patent: 6429120 (2002-08-01), Ahn
patent: 6459135 (2002-10-01), Basteres et al.
patent: 6465879 (2002-10-01), Taguchi
patent: 6472745 (2002-10-01), Iizuka
patent: 6495442 (2002-12-01), Lin
patent: 6501169 (2002-12-01), Aoki et al.
patent: 6518092 (2003-02-01), Kikuchi
patent: 6544880 (2003-04-01), Akram
patent: 6545354 (2003-04-01), Aoki
patent: 6560862 (2003-05-01), Chen et al.
patent: 6578754 (2003-06-01), Tung
patent: 6605528 (2003-08-01), Lin
patent: 6614091 (2003-09-01), Downey
patent: 6636139 (2003-10-01), Tsai et al.
patent: 6639299 (2003-10-01), Aoki
patent: 6646347 (2003-11-01), Mercado
patent: 6649509 (2003-11-01), Lin
patent: 6653563 (2003-11-01), Bohr
patent: 6680544 (2004-01-01), Lu
patent: 6683380 (2004-01-01), Efland et al.
patent: 6707124 (2004-03-01), Wachtler
patent: 6707159 (2004-03-01), Kumamoto et al.
patent: 6756295 (2004-06-01), Lin
patent: 6762115 (2004-07-01), Lin
patent: 6780748 (2004-08-01), Yamaguchi
patent: 6800555 (2004-10-01), Test et al.
patent: 6861740 (2005-03-01), Hsu
patent: 6943440 (2005-09-01), Kim
patent: 6963136 (2005-11-01), Shinozaki
patent: 7230340 (2007-06-01), Lin
patent: 7239028 (2007-07-01), Anzai
patent: 7319277 (2008-01-01), Lin
patent: 7420276 (2008-09-01), Lin
patent: 7470997 (2008-12-01), Lin
patent: 7521812 (2009-04-01), Lee
patent: 7531417 (2009-05-01), Lin
patent: 2001/0035452 (2001-11-01), Test et al.
patent: 2001/0051426 (2001-12-01), Pozder
patent: 2002/0017230 (2002-02-01), Bergquist et al.
patent: 2002/0158334 (2002-10-01), Vu et al.
patent: 2003/0102551 (2003-06-01), Kikuchi
patent: 2003/0218246 (2003-11-01), Abe
patent: 2004/0023450 (2004-02-01), Katagiri
patent: 2006/0019490 (2006-01-01), Chou
patent: 2006/0049483 (2006-03-01), Lin
patent: 2006/0049524 (2006-03-01), Lin
patent: 2006/0060961 (2006-03-01), Lin
patent: 2006/0063371 (2006-03-01), Lin
patent: 2006/0063378 (2006-03-01), Lin
patent: 2006/0076687 (2006-04-01), Lin
patent: 01135043 (1989-05-01), None
patent: 01184849 (1989-07-01), None
patent: 511243 (2002-11-01), None
patent: 519707 (2003-02-01), None
Mistry, K. et al. “A 45nm Logic Technology with High-k+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging,” IEEE International Electron Devices Meeting (2007) pp. 247-250.
Edelstein, D.C., “Advantages of Copper Interconnects,” Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference (1995) pp. 301-307.
Theng, C. et al. “An Automated Tool Deployment for ESD (Electro-StaticDischarge) Correct-by-Construction Strategy in 90 nm Process,” IEEE International Conference on Semiconductor Electronics (2004) pp. 61-67.
Gao, X. et al. “An improved electrostatic discharge protection structure for reducing triggering voltage and parasitic capacitance,” Solid-State Electronics, 27 (2003), pp. 1105-1110.
Yeoh, A. et al. “Copper Die Bumps (First Level Interconnect) and Low-K Dielectrics in 65nm High Volume Manufacturing,” Electronic Components and Technology Conference (2006) pp. 1611-1615.
Hu, C-K. et al. “Copper-Polyimide Wiring Technology for VLSI Circuits,” Materials Research Society Symposium Proceedings VLSI V (1990) pp. 369-373.
Roesch, W. et al. “Cycling copper flip chip interconnects,” Microelectronics Reliability, 44 (2004) pp. 1047-1054.
Lee, Y-H. et al. “Effect of ESD Layout on the Assembly Yield and Reliability,” International Electron Devices Meeting (2006) pp. 1-4.
Yeoh, T-S. “ESD Effects on Power Supply Clamps,” Proceedings of the 6th International Sympoisum on Physical & Failure Analysis of Integrated Circuits (1997) pp. 121-124.
Edelstein, D. et al. “Full Copper Wiring in a Sub-0.25 pm CMOS ULSI Technology,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 773-776.
Venkatesan, S. et al. “A High Performance 1.8V, 0.20 pm CMOS Technology with Copper Metallization,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 769-772.
Jenei, S. et al. “High Q Inductor Add-on Module in Thick Cu/SiLK™ single damascene,” Proceedings from the IEEE International Interconnect Technology Conference (2001) pp. 107-109.
Groves, R. et al. “High Q Inductors in a SiGe BiCMOS Process Utilizing a Thick Metal Process Add-on Module,” Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (1999) pp. 149-152.
Sakran, N. et al. “The Implementation of the 65nm Dual-Core 64b Merom Processor,” IEEE International Solid-State Circuits Conference, Session 5, Microprocessors, 5.6 (2007) pp. 106-107, p. 590.
Kumar, R. et al. “A Family of 45nm IA Processors,” IEEE International Solid-State Circuits Conference, Session 3, Microprocessor Technologies, 3.2 (2009) pp. 58-59.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) Presentation Slides 1-66.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) pp. 23-28.
Ingerly, D. et al. “Low-K Interconnect Stack with Thick Metal 9 Redistribut

Affiliated with

Also associated with

Rating

Post passivation interconnection schemes on top of the IC chips does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Post passivation interconnection schemes on top of the IC chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post passivation interconnection schemes on top of the IC chips will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2629160