Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2008-07-16
2009-08-11
Trinh, Michael (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S531000, C257S532000, C257SE21022
Reexamination Certificate
active
07573117
ABSTRACT:
A semiconductor structure. The semiconductor structure includes: a substrate having a metal wiring level within the substrate; a capping layer on and above the substrate; an insulative layer on and above the capping layer; a first layer of photo-imagable material on and above the insulative layer; a layer of oxide on and above the first layer of photo-imagable material; a second layer of photo-imagable material on and above the layer of oxide; an inductor; and a wire bond pad. A first portion of the inductor is in the second layer of photo-imagable material, the layer of oxide, the first layer of photo-imagable material, the insulative layer, and the capping layer. A second portion of the inductor is in only the second layer of photo-imagable material. The wire bond pad in only the first layer of photo-imagable material, the insulative layer, and the capping layer.
REFERENCES:
patent: 5917244 (1999-06-01), Lee et al.
patent: 6101371 (2000-08-01), Barber et al.
patent: 6292086 (2001-09-01), Chu
patent: 6319827 (2001-11-01), Kowalski et al.
patent: 6387747 (2002-05-01), Cha et al.
patent: 6472721 (2002-10-01), Ma et al.
patent: 6518165 (2003-02-01), Yoon et al.
patent: 6534374 (2003-03-01), Johnson et al.
patent: 6582989 (2003-06-01), Biegelsen et al.
patent: 6646534 (2003-11-01), Ahn et al.
patent: 6664882 (2003-12-01), Andoh et al.
patent: 6714112 (2004-03-01), Beng et al.
patent: 6727154 (2004-04-01), Gardner
patent: 7207096 (2007-04-01), Gambino et al.
patent: 2002/0056888 (2002-05-01), Depetro
patent: 2003/0001712 (2003-01-01), Zou et al.
patent: 2003/0077845 (2003-04-01), Ohkubo et al.
patent: 2003/0179064 (2003-09-01), Chua et al.
patent: 2004/0004266 (2004-01-01), Furumiya et al.
patent: 2004/0157370 (2004-08-01), Gardner
patent: 2004/0195652 (2004-10-01), Okada
patent: 2004/0217443 (2004-11-01), Davies
patent: 2004/0217840 (2004-11-01), Lee et al.
patent: 2005/0167780 (2005-08-01), Edelstein et al.
patent: 2232962 (1990-09-01), None
patent: 4280407 (1992-10-01), None
patent: 2000232202 (2000-08-01), None
Meyer et al.; Si IC-Compatible Inductors and LC Passive Filters; IEEE Journal of Solid-State Circuits, vol. 25, No. 4, Aug. 1990; pp. 1028-1031.
Chinthakindi Anil Kumar
Coolbaugh Douglas Duane
Florkey John Edward
Gambino Jeffrey Peter
He Zhong-Xiang
Canale Anthony J.
International Business Machines - Corporation
Schmeiser Olsen & Watts
Trinh Michael
LandOfFree
Post last wiring level inductor using patterned plate process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Post last wiring level inductor using patterned plate process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post last wiring level inductor using patterned plate process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4123373