Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2009-02-10
2010-11-02
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S015000, C703S022000
Reexamination Certificate
active
07827020
ABSTRACT:
Disclosed is simulation of circuit behavior by running a central electronic core simulation in a high level simulator up to and including initial microload, creation of a post-IML (initial microcode load) state, and transferring the post-initial microcode state from the central electronic core simulation to the post-initial microcode load co-simulator.
REFERENCES:
patent: 5678028 (1997-10-01), Bershteyn et al.
patent: 5768567 (1998-06-01), Klein et al.
patent: 5987243 (1999-11-01), Aihara
patent: 2001/0008017 (2001-07-01), Moore et al.
patent: 2003/0074177 (2003-04-01), Bowen
patent: 2000357181 (2000-12-01), None
“SimAPI—A Common programming interface for simulation”, G.G. Hallock et al. IBM Journal of Research and Development. vol. 41, Nos. 4/5 Jul./Sep. 1997.
“z-CECSIM: An Efficient and Comprehensive Microcode Simulator for the IBM eServer Z900”, J. von Buttlar et al., IBM J. Res. & Dev., vol. 46, No. 4/5, Jul./Sep. 2002, pp. 607-615.
Koerner et al. “IBM eServer v900 System Microcode Vertification by Simulation: The Virtual Power-on Process”, IBM Journal of Research & Development, vol. 46, No. 4/5 Jul./Sep. 2002, pp. 587-595.
Yim et al. “Design Vertification of Complex Microprocessors”, Proceedings of IEE Asia Pacific Conference on Circuits and Systems '96, Nov. 18-21, 1996, Seoul Korea, pp. 441-448.
Kayser et al. Hyper-Acceleration and HW/SW Co-Verification as an Essential Part of IBM eServer z900 Verification, IBM Journal of Research & Development, vol. 46, No. 4/5 Jul./Sep. 2002, pp. 597-605.
Schubert et al. “Accelerating System Integration by Enhancing Hardware, Firmware, and Co-Simulation”, IBM Journal of Research & Development, vol. 48, No. 3/4 May/Jul. 2004, pp. 569-581.
Campbell John
Cantor & Colburn LLP
International Business Machines - Corporation
Janakiraman Nithya
Rodriguez Paul L
LandOfFree
Post initial microcode load co-simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Post initial microcode load co-simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post initial microcode load co-simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4252565