Pulse or digital communications – Spread spectrum – Direct sequence
Reexamination Certificate
2005-10-25
2005-10-25
Ghayour, Mohammed (Department: 2631)
Pulse or digital communications
Spread spectrum
Direct sequence
C136S216000, C136S216000, C136S216000, C136S216000, C136S216000
Reexamination Certificate
active
06959035
ABSTRACT:
A Code Division Multiple Access (CDMA) post-correlation processing system (12) for delay locked loop processing reduces the control data rate into a delay locked loop (DLL) processor and the number of required interpolation operations by executing a portion of the interpolation operations at a symbol data rate rather than at a chiprate. Specifically, an interpolator (16) generates time shifted chip samples based on input CDMA chip samples. First and second correlators (22, 24) extract ontime control and data symbol samples, respectively, from ontime input CDMA chip samples. A third correlator (26) extracts first non-ontime control symbol samples from non-ontime CDMA chip samples. The first non-ontime control symbol samples are then input with the ontime control symbol samples to a post-correlation interpolator (28) operating at a symbol rate to generate second non-ontime symbol samples necessary for Delay Locked Loop (DLL) processing.
REFERENCES:
patent: 6201828 (2001-03-01), El-Tarhuni et al.
patent: 2002/0037028 (2002-03-01), Baltersee et al.
patent: 2002/0080862 (2002-06-01), Ali
Koirala Dipesh
Taipale Dana J.
Bethards Charles W.
FreeScale, Inc.
Ghayour Mohammed
Torres Juan Alberto
LandOfFree
Post-correlation interpolation for delay locked loops does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Post-correlation interpolation for delay locked loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post-correlation interpolation for delay locked loops will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3472970