Multiplex communications – Wide area network – Packet switching
Patent
1993-10-01
1995-09-26
Chin, Wellington
Multiplex communications
Wide area network
Packet switching
3408255, 370 951, G06F 1318, G06F 13376, H04J 317
Patent
active
054539838
ABSTRACT:
Two devices HR and FR are coupled to a bus with a common memory via a port controller. Device HR requires a high (or maximum) average rate of access, device FR requires a fast response (minimum latency) in establishing access. Request signals HRQ, FRQ from the devices are latched by latches 20 and 21, passed as HRX, FRX through an arbitration or resolver circuit 22 as HRY, FRY to a sequence control unit 23 to initiate an access cycle. Cycle timing is determined by a delay line timebase circuit 24, which responds to a single change of level of a signal DLY (in either direction). Latch 21, when set, generates an request pending signal FRRP which is fed to the HR device to cause it to increase its cycle length so that the FR access cycle will finish before the next HR access cycle is initiated.
REFERENCES:
patent: 4189766 (1980-02-01), Horiguchi et al.
patent: 4669079 (1987-05-01), Blum
patent: 4716525 (1987-12-01), Gilanyi et al.
patent: 4779089 (1988-10-01), Theus
patent: 4894565 (1990-01-01), Marquardt
patent: 4962379 (1990-10-01), Yasuda et al.
patent: 5008880 (1991-04-01), Azuma
patent: 5128937 (1992-07-01), Khalil
patent: 5268902 (1993-12-01), Onozaki
Creedon Tadhg
Hickey John
O'Connell Anne
Chin Wellington
Digital Equipment Corp., Patent Law Group
Johnston A. Sidney
Kuta Christine M.
LandOfFree
Port controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Port controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Port controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1556431