Electrical computers and digital processing systems: multicomput – Network-to-computer interfacing
Reexamination Certificate
2001-03-07
2004-02-03
Maung, Zarni (Department: 2154)
Electrical computers and digital processing systems: multicomput
Network-to-computer interfacing
C709S230000
Reexamination Certificate
active
06687758
ABSTRACT:
A Computer Program Listing Appendix is included herewith as a part of the present disclosure, including a recordable Compact Disc (CD-R) Disk containing files and computer program code. All the material on the Compact Disc is hereby expressly incorporated by reference into the present application.
COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the reproduction of the patent document or the patent disclosure in exactly the form it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
BACKGROUND
The present invention relates to network communications, in particular to network systems for which a network node maintains more than one connection with another network node.
Port aggregation (also called link aggregation, teaming or trunking) is a method by which two or more network connections are grouped together at a multiport network host to create a single logical connection. One purpose of this grouping is to be able to increase bandwidth for that single logical connection without having to increase the bandwidth of any of the physical network channels. For example, full-duplex Ethernet or Fast-Ethernet connections can be grouped in this fashion to avoid or delay upgrading a network infrastructure to Gigabit Ethernet or asynchronous transfer mode (ATM).
Typically associated with port aggregation is a port fail-over method that ensures that the logical connection is maintained in the event that an individual network link or network interface card (NIC) fails. Such a port fail-over method can also provide increased reliability for that single logical network connection, in comparison with the reliability of a single physical network connection.
To provide an increased number of connections for a network host, the host may be connected to plural networks with plural NICs. A port aggregated logical connection may in this case involve plural ports of the plural NICs. The use of plural NICs may, however, strain a host central processing unit (CPU) due to the additional network protocol processing required for the additional NICs.
Even without additional NICs, protocol processing may absorb a large fraction of host CPU cycles. This is because conventionally, data such as a file that is transferred over a network is divided into multiple packets, with each packet having layers of protocol headers that are processed one layer at a time by the CPU of the receiving host computer. Although the speed of CPUs has greatly increased over many years, host protocol processing of network messages such as file transfers can consume most of the available processing power of the fastest commercially available CPU.
SUMMARY
In accordance with the present invention, at least one intelligent network interface card (INIC) is coupled to a host computer to offload protocol processing for multiple network connections, reducing the protocol processing of the host. Plural network connections can maintain, via plural INIC ports and a port aggregation switch, an aggregate connection with a network node, increasing bandwidth and reliability for that aggregate connection. Mechanisms are provided for managing this aggregate connection, including determining which port to employ for each individual network connection, and migrating control of an individual network connection from a first INIC to a second INIC.
REFERENCES:
patent: 4366538 (1982-12-01), Johnson et al.
patent: 4991133 (1991-02-01), Davis et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5097442 (1992-03-01), Ward et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5280477 (1994-01-01), Trapp
patent: 5289580 (1994-02-01), Latif et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5412782 (1995-05-01), Hausman et al.
patent: 5448566 (1995-09-01), Richter et al.
patent: 5485579 (1996-01-01), Hitz et al.
patent: 5506966 (1996-04-01), Ban
patent: 5511169 (1996-04-01), Suda
patent: 5548730 (1996-08-01), Young et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5588121 (1996-12-01), Reddin et al.
patent: 5590328 (1996-12-01), Seno et al.
patent: 5592622 (1997-01-01), Isfeld et al.
patent: 5629933 (1997-05-01), Delp et al.
patent: 5634099 (1997-05-01), Andrews et al.
patent: 5634127 (1997-05-01), Cloud et al.
patent: 5642482 (1997-06-01), Pardillos
patent: 5664114 (1997-09-01), Krech, Jr. et al.
patent: 5671355 (1997-09-01), Collins
patent: 5678060 (1997-10-01), Yokoyama et al.
patent: 5692130 (1997-11-01), Shobu et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5701434 (1997-12-01), Nakagawa
patent: 5701516 (1997-12-01), Cheng et al.
patent: 5749095 (1998-05-01), Hagersten
patent: 5751715 (1998-05-01), Chan et al.
patent: 5752078 (1998-05-01), Delp et al.
patent: 5758084 (1998-05-01), Silverstein et al.
patent: 5758089 (1998-05-01), Gentry et al.
patent: 5758186 (1998-05-01), Hamilton et al.
patent: 5758194 (1998-05-01), Kuzma
patent: 5771349 (1998-06-01), Picazo, Jr. et al.
patent: 5790804 (1998-08-01), Osborne
patent: 5794061 (1998-08-01), Hansen et al.
patent: 5802580 (1998-09-01), McAlpice
patent: 5809328 (1998-09-01), Nogales et al.
patent: 5812775 (1998-09-01), Van Seeters et al.
patent: 5815646 (1998-09-01), Purcell et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5913028 (1999-06-01), Wang et al.
patent: 5920705 (1999-07-01), Lyon et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 5931918 (1999-08-01), Row et al.
patent: 5935205 (1999-08-01), Murayama et al.
patent: 5937169 (1999-08-01), Connery et al.
patent: 5941969 (1999-08-01), Ram et al.
patent: 5941972 (1999-08-01), Hoese et al.
patent: 5950203 (1999-09-01), Stakuis et al.
patent: 5991299 (1999-11-01), Radogna et al.
patent: 5996024 (1999-11-01), Blumenau
patent: 6005849 (1999-12-01), Roach et al.
patent: 6009478 (1999-12-01), Panner et al.
patent: 6016513 (2000-01-01), Lowe
patent: 6026452 (2000-02-01), Pitts
patent: 6034963 (2000-03-01), Minami et al.
patent: 6044438 (2000-03-01), Olnowich
patent: 6047356 (2000-04-01), Anderson et al.
patent: 6057863 (2000-05-01), Olarig
patent: 6061368 (2000-05-01), Hitzelberger
patent: 6065096 (2000-05-01), Day et al.
patent: 6141705 (2000-10-01), Anand et al.
patent: 6151297 (2000-11-01), Congdon et al.
patent: 6173333 (2001-01-01), Jolitz et al.
patent: 6226680 (2001-05-01), Boucher et al.
patent: 6246683 (2001-06-01), Connery et al.
patent: 6247060 (2001-06-01), Boucher et al.
patent: 6314525 (2001-11-01), Mahalingham et al.
patent: 6345301 (2002-02-01), Burns et al.
patent: 6427171 (2002-07-01), Craft et al.
patent: 6427173 (2002-07-01), Boucher et al.
patent: 6512774 (2003-01-01), Vepa et al.
patent: 6567377 (2003-05-01), Vepa et al.
patent: 6587438 (2003-07-01), Brendel
patent: 2001/0004354 (2001-06-01), Jolitz
patent: 2001/0025315 (2001-09-01), Jolitz
patent: WO/98/19412 (1998-05-01), None
patent: WO/98/50852 (1998-11-01), None
patent: WO/99/04343 (1999-01-01), None
patent: WO 99/65219 (1999-12-01), None
patent: WO 00/13091 (2000-03-01), None
patent: WO 01/04770 (2001-01-01), None
patent: WO 01/05107 (2001-01-01), None
patent: WO 01/05116 (2001-01-01), None
patent: WO 01/05123 (2001-01-01), None
patent: WO 01/40960 (2001-06-01), None
Form 10-K for Exelan, Inc., for the fiscal year ending Dec. 31, 1987 (10 pages).
Form 10-K for Exelan, Inc., for the fiscal year ending Dec. 31, 1988 (10 pages).
Internet pages entitled “Hardware Assisted Protocol Processing”, (which Eugene Feinber is working on), 1 page, printed Nov. 25, 1998.
Zilog product Brief entitled “Z85C30 CMOS SCC Serial Communication Controller”, Zilog Inc., 3 pages, 1997.
Internet pages of Xpoint Technologies, Inc. entitled “Smart LAN Work Requests”, 5 pages, printed Dec. 19, 1997.
Internet pages entitled: Asante and 100BASE-T Fast Ethernet. 7 pages, printed May 27, 1997.
Internet pages entitled: A Guide to the Paragon XP/S-A7 Supercomputer at Indiana University. 13 pages, printed Dec. 21, 1998.
Richard
Blightman Stephen E. J.
Boucher Laurence B.
Craft Peter K.
Higgen David A.
Philbrick Clive M.
Alacritech, Inc.
Lauer Mark
Maung Zarni
Wallace T. Lester
LandOfFree
Port aggregation for network connections that are offloaded... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Port aggregation for network connections that are offloaded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Port aggregation for network connections that are offloaded... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3285264