Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
1999-10-04
2001-07-10
Paladini, Albert W. (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S255000, C174S202000, C029S852000, C257S668000
Reexamination Certificate
active
06259037
ABSTRACT:
BACKGROUND OF THE INVENTION
In the field of chip carriers, it is desirable to have carriers with fine line circuitry, that is, circuitry having 2.0 mil wide lines or narrower, with less than a 2.5 mil space between lines. Fine line circuitry permits high wireability which reduces the need for extra layers within the carrier, and supports dense chip arrays. Such fine line resolution has been achievable in ceramic carriers; however, such resolution has not been obtainable with conventional organic carriers.
It would be desirable to have an organic carrier with fast signal speed, low dielectric constant and fine line circuitry.
SUMMARY OF THE INVENTION
The present invention provides an organic chip carrier particularly useful with flip chips, comprising an organic dielectric layer, a first layer of circuitry disposed on the dielectric layer, an organic conformational coating disposed over the first layer of dielectric and the first layer of circuitry, and a layer of fine line circuitry having line width of about 2.0 mil or less, preferably about 1.0 mil or less, preferably about 0.7 mil, and a space between lines of about 1.5 mil or less, preferably about 1.1 mil, disposed on the conformational layer. Preferably the dielectric layer is free of woven fiber glass. The conformational coating preferably has a dielectric constant of about 1.5 to about 3.5, and a percent planarization of greater than about 30%. The invention also relates to methods of making the dielectric coated chip carrier.
REFERENCES:
patent: 4847146 (1989-07-01), Yeh et al.
patent: 4849284 (1989-07-01), Arthur et al.
patent: 4866507 (1989-09-01), Jacobs et al.
patent: 4965702 (1990-10-01), Lott et al.
patent: 5035945 (1991-07-01), Hart
patent: 5194713 (1993-03-01), Egitto et al.
patent: 5249101 (1993-09-01), Frey et al.
patent: 5264664 (1993-11-01), McAllister et al.
patent: 5375042 (1994-12-01), Arima et al.
patent: 5450290 (1995-09-01), Boyko et al.
patent: 5487218 (1996-01-01), Bhatt et al.
patent: 5525834 (1996-06-01), Fischer et al.
patent: 5599655 (1997-02-01), Ngo
patent: 5798563 (1998-08-01), Feilchenfeld et al.
patent: 5-283826 (1993-10-01), None
“High Performance Carrier Technology: Materials And Fabrication”, by Light et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. One.
“High Performance Carrier Technology”, by Heck et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. One.
“Process Considerations in the Fabrication of Teflon Printed Circuit Boards”, by Light et al, 1994 Proceedings, 44 Electronic Components & Technology Confererence, 5/94.
Feilchenfeld Natalie Barbara
Kresge John Steven
Moore Scott Preston
Nowak Ronald Peter
Wilson James Warren
Driggs Lucas Brubaker & Hogg Co. LPA
International Business Machines - Corporation
Lucas James A.
Paladini Albert W.
LandOfFree
Polytetrafluoroethylene thin film chip carrier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polytetrafluoroethylene thin film chip carrier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polytetrafluoroethylene thin film chip carrier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2507496