Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
2008-05-06
2008-05-06
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
C703S020000, C716S030000
Reexamination Certificate
active
07369974
ABSTRACT:
A method for determining polynomials to model circuit delay includes the step of determining one or more error areas in a characteristic map that exceed an error margin. Next, a current domain count is set to zero and selecting one error area of the one or more error areas is selected. A patch region that will contain the error area determined the patch region is then curve fitted and the current domain count is increased by one. The steps of repeating steps of selecting an error area, determine a patch, curve fitting within the patch, and increasing the domain count by one are repeated until there are no error area within the patch region. Then a previous domain region having the largest domain count and at last one error area is curve fitted without using data points in any of the domain regions greater than the previous domain region if the previous domain region contains at least one error area, repeating steps of selecting an error area, determine a patch, curve fitting within the patch, and increasing the domain count by one. Then, a domain region having at least one error area is selected as the previous domain region. The steps of curve fitting a previous domain level having at least one error area is repeated for all domain regions less than the previous domain region that has at least one error areas, until all error areas are removed from all domain regions. Additionally, the method can include using a nth order polynomial for curve fitting and associating the polynomial with the current domain region.
REFERENCES:
patent: 5754184 (1998-05-01), Ring et al.
patent: 6075888 (2000-06-01), Schwartz
patent: 6208982 (2001-03-01), Allen et al.
patent: 6272664 (2001-08-01), Chang et al.
patent: 6639592 (2003-10-01), Dayanand et al.
patent: 2004/0207035 (2004-10-01), Witcraft et al.
patent: 2005/0257077 (2005-11-01), Dutta et al.
patent: 2007/0022392 (2007-01-01), Carelli, Jr.
Yang Yifeng
Zhang Yun
Freescale Semiconductor Inc.
Ingrassia Fisher & Lorenz P.C.
Phan Thai
LandOfFree
Polynomial generation method for circuit modeling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polynomial generation method for circuit modeling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polynomial generation method for circuit modeling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2757801