Communications: electrical – Digital comparator systems
Patent
1975-07-10
1976-09-28
Zache, Raulfe B.
Communications: electrical
Digital comparator systems
G06F 906
Patent
active
039835391
ABSTRACT:
This disclosure relates to a programmable unit employing plural levels of sub-instruction sets in addition to conventional instruction sets. The conventional level of instruction sets is employed to specify computational routines and other processing algorithms to be carried out by the unit. Each instruction in a conventional set is implemented in the unit by a sequence of first level sub-instructions which specify the various operations to be carried out within the unit which operations are comprised within the specific routine. In turn, the various first level sub-instructions are implemented by second level sub-instructions which specify the various control signals required to set the various gates as required for the particular unit operation to be carried out. With this hierarchy of sub-instruction sets, first level sub-instruction sets may be interchanged dynamically during the operation of the unit to dynamically change the processing capability of the unit. This eliminates the requirement for any special logic circuitry to accommodate particular computational routines and allows the arithmetic logic unit to be designed as multiples of the basic logic unit in accordance with particular desired data path widths. A manner is disclosed by which the interchanging of first level sub-instruction sets provides for placing the unit in different control modes such as input-output control or processing control. A manner is also disclosed by which interchanging of different first level sub-instruction sets accommodates the execution of programs written in different program language forms.
REFERENCES:
patent: 3215987 (1965-11-01), Terzian
patent: 3292153 (1966-12-01), Barton
patent: 3302183 (1967-01-01), Bennett et al.
patent: 3315235 (1967-04-01), Carnevale et al.
patent: 3351909 (1967-11-01), Hummel
patent: 3391394 (1968-07-01), Ottaway et al.
patent: 3404378 (1968-10-01), Threadgold et al.
patent: 3548382 (1970-12-01), Lichty et al.
patent: 3585600 (1971-06-01), Saltini
patent: 3599176 (1971-08-01), Cordero et al.
A. Grasselli, "The Design of Program-Modifiable Micro-Programmed Control Units ", IRE Transactions on Electronic Computers, 1962, pp. 336-339.
Davis Robert L.
Faber Ulbe
Fisher David A.
McGonagle Joseph D.
Burroughs Corporation
Chung Edmund M.
Feeney, Jr. Edward J.
Young Mervyn L.
Zache Raulfe B.
LandOfFree
Polymorphic programmable units employing plural levels of sub-in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polymorphic programmable units employing plural levels of sub-in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polymorphic programmable units employing plural levels of sub-in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2083726