Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Patent
1995-08-21
1998-09-15
Jackson, Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
257204, 257207, 257211, 257758, 437180, 437189, H01L 2941, H01L 27088, H01L 27118
Patent
active
058083308
ABSTRACT:
A cell architecture using hexagonal shaped cells is disclosed. The architecture is not limited to hexagonal shaped cells. Cells may be defined by clusters of two or more hexagons, by triangles, by parallelograms, and by other polygons enabling a variety of cell shapes to be accommodated. Polydirectional non-orthogonal three layer metal routing is disclosed. The architecture may be combined with the tri-directional routing for a particularly advantageous design. In the tri-directional routing arraingement, electrical conductors for interconnecting terminals of microelectronic cells of an integrated circuit preferrably extend in three directions that are angularly displaced from each other by 60.degree.. The conductors that extend in the three directions are preferrably formed in three different layers. A method of minimizing wire length in a semiconductor device is disclosed. A method of minimizing intermetal capacitance in a semiconductor device is disclosed. A novel device called a "tri-ister" is disclosed. Triangular devices are disclosed, including triangular NAND gates, triangular AND gates, and triangular OR gates. A triangular op amp and triode are disclosed. A triangular sense amplifier is disclosed. A DRAM memory array and an SRAM memory array, based upon triangular or parallelogram shaped cells, are disclosed, including a method of interconnecting such arrays. A programmable variable drive transistor is disclosed. CAD algorithms and methods are disclosed for designing and making semiconductor devices, which are particularly applicable to the disclosed architecture and tri-directional three metal layer routing.
REFERENCES:
patent: 4673966 (1987-06-01), Shimoyama
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4990462 (1991-02-01), Sliwa
patent: 5095343 (1992-03-01), Klodzinski et al.
patent: 5130767 (1992-07-01), Lidow et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5300815 (1994-04-01), Rostoker
patent: 5323036 (1994-06-01), Neilson et al.
patent: 5329157 (1994-07-01), Rostoker
patent: 5341024 (1994-08-01), Rostoker
patent: 5358886 (1994-10-01), Yee et al.
patent: 5399898 (1995-03-01), Rostoker
N. Sherwanti, S. Bhengarde and A. Panyam, Routing in the Third Dimension, (1995).
Sherwani, N., Algorithms For VLSI Physical Design Automation, Kluwer Academic Publishers, 1993.
Sechen, Carl, et al., "Timberwolf 3.2 A New Standard Cell Placement & Global Routing Package", IEEE 23rd Designed Automation Conference, Paper 26.1, pp. 432-439.
Chaudhuri, P., "Routing Multi-Layer Boards on Steiner Metric", IEEE International Symposium on Circuits and Systems Proceedings, (19800 pp. 961-964.
Sarrafzadeh, M., et al., "Hierarchical Steiner Tree Construction in Uniform Orientations", IEEE Transactions on Computer-Aided Design, vol. II, No. 9 (Sep. 1992).
Katsadas, E., et al., "A Multi-Layer Router Utilizing Over-Cell Areas", IEEE Proceedings of 27th Design Automation Conference (1990) pp. 704-708.
Bertsekas, D., "Auction Algorithms for Network Flow Problems: A Tutorial Introduction", Computational Optimization and Appliations, (1992) pp. 7-66 .
Aleshin Stanislav V.
Andreev Alexander E.
Jones Edwin R.
Kapoor Ashok K.
Koford James S.
Jackson Jerome
LSI Logic Corporation
LandOfFree
Polydirectional non-orthoginal three layer interconnect architec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polydirectional non-orthoginal three layer interconnect architec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polydirectional non-orthoginal three layer interconnect architec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-91215