Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2006-07-04
2006-07-04
Pham, Chi (Department: 2667)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
Reexamination Certificate
active
07072350
ABSTRACT:
A switch node includes arbiter logic configured to gather global information regarding switching requests within the switch node and to control switching of one or more packets through the switch node. The arbiter logic may include a bus snooping interface configured to detect the switching requests within the switch node. The bus snooping interface includes a plurality of switching request destination registers configured to store switching request destination information from the detected switching requests. In addition, the arbiter logic includes a packet switching request array configured to transmit a next switching request within the switch node according to prior switching request destination information stored in the switching request destination registers. The switching of the one or more packets may be through a cross-point switch matrix in the switch node.
REFERENCES:
patent: 4178479 (1979-12-01), McDonald et al.
patent: 4584680 (1986-04-01), Carter et al.
patent: 4623996 (1986-11-01), McMillan
patent: 4630258 (1986-12-01), McMillen et al.
patent: 4771419 (1988-09-01), Graves et al.
patent: 4774705 (1988-09-01), Eaves, Jr.
patent: 5126999 (1992-06-01), Munter et al.
patent: 5130975 (1992-07-01), Akata
patent: 5148428 (1992-09-01), Lee
patent: 5179552 (1993-01-01), Chao
patent: 5276425 (1994-01-01), Swanson et al.
patent: 5422880 (1995-06-01), Heitkamp et al.
patent: 5440523 (1995-08-01), Joffe
patent: 5506841 (1996-04-01), Sandquist
patent: 5517495 (1996-05-01), Lund et al.
patent: 5544160 (1996-08-01), Cloonan et al.
patent: 5551006 (1996-08-01), Kulkarni
patent: 5553266 (1996-09-01), Metzger et al.
patent: 5592472 (1997-01-01), Grant et al.
patent: 5623489 (1997-04-01), Cotton et al.
patent: 5724349 (1998-03-01), Cloonan et al.
patent: 5970232 (1999-10-01), Passint et al.
patent: 6185222 (2001-02-01), Hughes
patent: 6477174 (2002-11-01), Dooley et al.
Tony T. Lee, “A Modular Architecture for Very Large Packet Switches,” Conference Record Globecom, vol. 3, pp. 1801-1809 (1989).
Soung C. Liew and Kevin W. Lu, “A 3-Stage Interconnection Structure for Very Large Packet Switches,” Conference Record Supercom ICC, vol. 2, pp. 316.7.1-316.7.7 (1990).
Hiroshi Suzuki, Hiroshi Nagano and Toshio Suzuki, “Output-buffer Switch Architecture for Asynchronous Transfer Mode,” Conference Record IEEE, pp. 99-103 (1989).
Achille Pattavina, “Multichannel Bandwidth Allocation in a Broadband Packet Switch,” IEEE Journal Select. Areas Commun., vol. 6, No. 9, pp. 1489-1499 (Dec. 1988).
Michael G. Hluchyj and Mark J. Karol, “Queuing in High-Performance Packet Switching,” IEEE Journal Select. Areas Commun., vol. 6, No. 9, pp. 1587-1597 (Dec. 1988).
Joseph Y. Hui and Edward Arthurs, “A Broadband Packet Switch for Integrated Transport,” IEEE Journal Select. Areas Commun., vol. 5, No. 8, pp. 1264-1273 (Oct. 1987).
Mark J. Karol, et al., “Input Versus Output Queuing on a Space-Division Packet Switch,” IEEE Transactions Commun., vol. 35, No. 12, pp. 1347-1356 (Dec. 1987).
Yuji Ole, et al., “Effect if Speedup in Nonblocking Packet Switch,” Conference Record ICC, vol. 1, pp. 410-414 (1989).
Uu-Shuan Yeh, Michael G. Hluchyj and Anthony S. Acampora, “The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching,” IEEE Journal Select. Areas Commun., vol. 5, No. 8, pp. 1274-1283 (Oct. 1987).
Soung C. Liew and Kevin W. Lu, “Comparison of Buffering Strategies for Asymmetric Packet Switch Modules,” IEEE Journal Select. Areas Commun., vol. 9, No. 3, pp. 428-438 (Apr. 1991).
Joan Garcia-Haro and Andrzej Jaszczyk, “ATM Shared-Memory Switching Architectures,” IEEE Network, pp. 18-26 (Jul./Aug. 1994).
Kai Y. Eng, et al., A Growable Packet (ATM) Switch Architecture: Design Principles and Applications, IEEE Transactions on Communications, vol. 40, No. 2, pp. 423-430 (Feb. 1992).
Mark J. Karol and Chih-Lin I, “Performance Analysis of a Growable Architecture for Broad-Band Packet (ATM) Switching.” IEEE Transactions on Communications, vol. 40, No. 2, pp. 431-439 (Feb. 1992).
Hideki Tode, Miki Yamanoto, and Hiromi Okada, “Shared Output Buffer-Type Switching Architecture with Fair Output Port Contention,” Electronics & Communications in Japan Part I: Communications, vol. 77, No. 5, pp. 62-76 (May 1994).
Rixue Fan, et al., “Expandable ATOM Switch Architecture (XATOM) for ATM LANs,” XP000438948, Supercomm ICC, vol. 1, IEEE, pp. 402-409 (May 1994).
P.C. Wong and M.S. Yeung, “Dynamic Priority Schemes for Fast Packet Switches,” XP000533035, Proceedings of the International Conference Communications, vol. 1, IEEE, pp. 538-544 (Jun. 1995).
Yukihir Doi and Naoaki Yamanaka, “A High-speed ATM Switch Architecture for FTTH—An ATM Switch Architecture with Input and Cross-Point Buffers,” XP000495599, ISS, vol. 1, pp. 384-388 (Apr. 1995).
H. Yamanaka, et al., “622 Mb/8×8 Shared Multibuffer ATM Switch with Hierarchical Queuing and Multicast Functions,” XP000436082, pp. 1488-1495 (1993).
Dooley David
Hughes David A.
Boakye Alexander O.
Cisco Technology Inc.
Pham Chi
LandOfFree
Polling response selection using request monitoring in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polling response selection using request monitoring in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polling response selection using request monitoring in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3583785