Policing data based on data load profile

Multiplex communications – Data flow congestion prevention or control – Flow control of data transmission through a network

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S412000, C370S470000

Reexamination Certificate

active

07573817

ABSTRACT:
There is disclosed a method and controller for controlling an information flow including receiving a plurality of data packets and determining an offered load associated with the data packets. The method and controller also includes selectively discarding ones of the data packets as a function of the offered load to generate a transported load.

REFERENCES:
patent: 5434848 (1995-07-01), Chimento, Jr. et al.
patent: 5526344 (1996-06-01), Diaz et al.
patent: 5602845 (1997-02-01), Wahl
patent: 5982778 (1999-11-01), Mangin et al.
patent: 5991226 (1999-11-01), Bhullar
patent: 6003089 (1999-12-01), Shaffer et al.
patent: 6064678 (2000-05-01), Sindhushayana et al.
patent: 6118761 (2000-09-01), Kalkunte et al.
patent: 6934250 (2005-08-01), Kejriwal et al.
patent: 6982956 (2006-01-01), Blanc et al.
patent: 7142507 (2006-11-01), Kurimoto et al.
patent: 7499400 (2009-03-01), Davies et al.
patent: 2002/0018474 (2002-02-01), Assa et al.
patent: 2003/0147349 (2003-08-01), Burns
patent: 2003/0189943 (2003-10-01), Gorti et al.
patent: 0254047 (1988-01-01), None
patent: 0526104 (1993-03-01), None
patent: 0669777 (1995-08-01), None
patent: 200003252999 (2000-09-01), None
Chao, et al.; Queue-Management with Multiple Delay and Loss Priorities for ATM Switches; May 1, 1994; pp. 1184-1189; Polytechnic University and Bellcore.
Kim, et al.; The FB-RED Algorithm for TCP over ATM; Nov. 8, 1998; pp. 551-555; Lucent Technologies, Murray Hill, NJ; School of Electrical Engineering, Seoul National University, Seoul, Korea.
Badran, et al.; ATM Switch Architectures with Input-Output-Buffering: Effect of Input Traffic Correlation, Contention Resolution Policies, Buffer Allocation Strategies and Delay in Backpressure Signal; May 26, 1994; pp. 1187-1213; 8213 Computer Networks and ISND Systems, Amsterdam, NL.
Choudhury, et al.; Space Priority Management in a Shared Memory ATM Switch; Nov. 29, 1993; pp. 1375-1383; AT&T Bell Laboratories; Murray Hill, NJ.
Boyer, et al.; Diversification and Integration of Networks and Switching Technologies Towards the 21st Century; Oct. 25/30, 1992; pp. 316-320; International Switching Symposium; Yokohama, Japan.
Chao, et al.; A VLSI Sequencer Chip for ATM Traffic Shaper and Queue Manager; Jul. 12, 1992; pp. 1276-1281; Orlando Globecom '92 Conference, Orlando, Florida.
Bianchi, et al; Effects of Multiple Node Crossing on ATM Traffic Performance; Jan. 1999; pp. 5-12; Milano, Italy.
Petr, et al.; Nested Threshold Cell Discarding for ATM Overload Control: Optimization Under Cell Loss Constraints; Aug. 19, 1991; pp. 1403-1412; Tenth Annual Joint Conference of the IEEE Computer and Communications Societies; Bal Harbour, FL.
Wu, et al.; GCRA-Based Architecture of Multi-Connection Shaper and Enforcer in Multi-Service ATM Networks; Aug. 2, 1996; pp. 681-693; Computer Communications.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Policing data based on data load profile does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Policing data based on data load profile, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Policing data based on data load profile will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4118338

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.