PNP-type lateral transistor with minimal substrate operation int

Metal working – Method of mechanical manufacture – Assembling or joining

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29576W, 29578, 29579, 148 15, 148187, 357 35, 357 50, 156643, 156648, H01L 2122, H01L 2176

Patent

active

045803315

ABSTRACT:
The invention provides a unique VLSI dimensioned PNP-type transistor and method of making the same wherein hundreds of such transistors may be fabricated on a single chip with each transistor comprising an active region surrounded by field oxide completely isolating it from the substrate and its effects on operation. Slots made in the substrate permit angle evaporation of etch-resist to protect the active region while it is disconnected from the substrate by etching therebeneath via the slots. Substrate oxidation supports the active regions while orthogonal slots are provided permitting access to opposed sides of the active regions for doping N+ which is driven in from one side only while P or P+ is introduced and driven in from both sides, thereby providing a P+ N+N, P+ emitter, base, collector transistor active region to which electrical connections are applied using conventional techniques, providing almost complete reduction of the parasitic capacitances and resistances because of the total oxide isolation of the active regions from the substrate.

REFERENCES:
patent: 4437226 (1984-03-01), Soclof
patent: 4466180 (1984-08-01), Soclof

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

PNP-type lateral transistor with minimal substrate operation int does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PNP-type lateral transistor with minimal substrate operation int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PNP-type lateral transistor with minimal substrate operation int will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2058448

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.