Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-11-14
1997-11-11
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
3651851, 36518527, 257315, G11C 1134
Patent
active
056871180
ABSTRACT:
A P-channel MOS memory cell has P+ source and drain regions formed in an N-well. A thin tunnel oxide is provided between the well surface and an overlying floating gate. In one embodiment, the thin tunnel oxide extends over a substantial portion of the active region and the device. An overlying control gate is insulated from the floating gate by an insulating layer. The device is programmed via hot electron injection from the drain end of the channel region to the floating gate, without avalanche breakdown, which allows the cell to be bit-selectable during programming. Erasing is accomplished by electron tunneling from the floating gate to the N-well with the source, drain, and N-well regions equally biased. Since there is no high drain/well junction bias voltage, the channel length of the cell may be reduced without incurring and destructive junction stress.
REFERENCES:
patent: 4435790 (1984-03-01), Tickle et al.
patent: 4637128 (1987-01-01), Mizutani
patent: 5262985 (1993-11-01), Wada
patent: 5416738 (1995-05-01), Shrivastava
patent: 5514889 (1996-05-01), Cho et al.
IBM Corp., "High Speed, Low-Power/Low-Voltage P-Channel NVRAM Using Channel-Hot-Carrier Programming and Tunneling Erase Through Silicon-Rich Oxide", IBM Technical Disclosure Bull., vol. 35, 5:339-40 (Oct. 1992).
Yang, "Microelectronic Devices," McGraw-Hill Inc., pp. 85, 285, 346-347 1988.
Masonori Kikuchi, Shuichi Ohya and Machio Yamagishi, A New Technique To Minimize The EPROM Cell, IC Division, Nippon Electric Company, Ltd., 1753, Shimonumabe, Kawasaki, Japan, pp. 181-182.
Dov Frohman-Bentchkowsky, INTEL Corporation, Santa Clara, California, FAMOS--A New Semiconductor Charge Storage Device, Solid State Electronics 1974, vol. 17 pp. 517-529.
Constantine A. Neugebauer and James F. Burgess, General Electric Corporation, Session XV: Programmable Read-Only Memories, Feb. 18, 1977, pp. 184-185.
S. Baba, A. Kita and J. Ueda, Mechanism of Hot Carrier Induced Degradation IN Mosfet's, VLSI R&D Center, Oki Electric Industry Co., Ltd., 1986, pp. 734-737.
Nelms David C.
Niranjan F.
Paradice III William L.
Programmable Microelectronics Corporation
LandOfFree
PMOS memory cell with hot electron injection programming and tun does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PMOS memory cell with hot electron injection programming and tun, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PMOS memory cell with hot electron injection programming and tun will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1234124