Static information storage and retrieval – Floating gate – Multiple values
Patent
1995-11-14
1997-09-09
Nelms, David C.
Static information storage and retrieval
Floating gate
Multiple values
36518519, 36518526, 36518533, G11C 1134
Patent
active
056663072
ABSTRACT:
A P-channel flash EEPROM cell has P+ source and P+ drain regions, and a channel extending therebetween, formed in an N-type well. A thin layer of tunnel oxide is provided over the channel. A poly-silicon floating gate and poly-silicon control gate, separated by a dielectric layer, overlie the tunnel oxide. Programming is accomplished via hot electron injection while erasing is realized by electron tunneling. The threshold voltage of the cell may be precisely controlled by the magnitude of voltage coupled to the floating gate during programming. Since the injection of hot electrons into the floating gate is independent of variations in the thickness of the tunnel oxide layer and the coupling ratio between the floating gate and the control gate, programming operations and data retention are not affected by process variations. In addition, PMOS devices conduct a gate current via hot electron injection over a narrow range of gate voltages, thereby allowing for precise control over the gate current and thus over the charging of the floating gate. This control over the gate current, as well as the independence of the cell's threshold voltage of process parameters, advantageously allows the threshold voltage of the cell to be more accurately controlled, thereby resulting in a more reliable cell capable of storing a greater number of bits of data.
REFERENCES:
patent: 4435790 (1984-03-01), Tickle et al.
patent: 4816883 (1989-03-01), Baldi
patent: 5487033 (1996-01-01), Keeney et al.
patent: 5539688 (1996-07-01), Yiu et al.
Masanori Kikuchi, Shuichi Ohya and Machio Yamagishi, A New Technique to Minimize the EPROM Cell, IC Division, Nippon Electric Company, Ltd., 1753, Shimonumabe, Kawasaki, Japan, pp. 181-182.
Dov Frohman-Bentchkowsky, INTEL Corporation, Santa Clara, California, FAMOS--A New Semiconductor Charge Storage Device, Solid State Electronics 1974, vol. 17 pp. 517-529.
Constantine A. Neugebauer and James F. Burgess, General Electric Corporation, Session XV: Programmable Read-Only Memories, Feb. 18, 1977, pp. 184 and 185.
S. Baba, A. Kita and J. Ueda, Mechanism of Hot Carrier Induced Degradation in MOSFET's, VLSI R&D Center, Oki Electric Industry Co., Ltd., 1986, pp. 734-737.
Nelms David C.
Paradice III William L.
Phan Trong Quang
Programmable Microelectronics Corporation
LandOfFree
PMOS flash memory cell capable of multi-level threshold voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PMOS flash memory cell capable of multi-level threshold voltage , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PMOS flash memory cell capable of multi-level threshold voltage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-74088