PMOS electrostatic discharge (ESD) protection device

Details PMOS electrostatic discharge (ESD) protection device PMOS electrostatic discharge (ESD) protection device

2007-03-27

2007-03-27

Jackson, Stephen W. (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

Reexamination Certificate

active

10446369

ABSTRACT:
A PMOS ESD protection device is disclosed in which gate and substrate coupling techniques are implemented to afford protection during positive ESD events. A snapback leg in curves capable of being produced in accordance with one or more aspects of the present invention is removed, and a trigger voltage at which the device turns on is thereby reduced so as to be less than a second voltage corresponding to a second breakdown region.

REFERENCES:
patent: 5714783 (1998-02-01), Duvvury
patent: 5850095 (1998-12-01), Chen et al.
patent: 5940258 (1999-08-01), Duvvury
patent: 5962898 (1999-10-01), Duvvury
patent: 5982217 (1999-11-01), Chen et al.
patent: 6018549 (2000-01-01), Reay et al.
patent: 6064556 (2000-05-01), Ravanelli
patent: 6072219 (2000-06-01), Ker et al.
patent: 6097064 (2000-08-01), Saitoh et al.
patent: 6137144 (2000-10-01), Tsao et al.
patent: 6143595 (2000-11-01), Hsu
patent: 6147538 (2000-11-01), Andresen et al.
patent: 6249413 (2001-06-01), Duvvury
patent: 6304127 (2001-10-01), Lin
patent: 6373104 (2002-04-01), Smith
patent: 6465768 (2002-10-01), Ker et al.
patent: 6566715 (2003-05-01), Ker et al.
patent: RE38222 (2003-08-01), Wu
patent: 6724592 (2004-04-01), Tong et al.
patent: 6912109 (2005-06-01), Ker et al.
patent: 6958896 (2005-10-01), Lin et al.
patent: 2003/0048588 (2003-03-01), Duvvury et al.
Y. Blecher and R. Fried “Zener substrate triggering for CMOS ESD protection devices.” Electronics Letters Oct. 24, 1996 vol. 32 No. 22.
“Non-uniform Bipolar conduction in Single Finger NMOS Transistors and Implications for Deep Submicron ESD Design”, IRPS—International Reliability Physics Symposium Proceedings for the Year 2000, Kwang-Hoon Oh, Charvaka Duvvury, Craig Salling, Kaustav Banerjee and Robert W. Dutton, Published in 2000. 9 pgs.
“Process-related Effects on ESD Performance in Deep Submicron Technologies”, Ajith Amerasekera and Vikas Gupta, Published date not available, 10 pgs.
“Development of Substrate-Pumped nMOS Protection for a 0.13um Technology”, Craig Salling, Jerry Hu, Jeff Wu, Charvaka Duvvury, Roger Cline and Rith Pok, Published date not available, 13 pgs.
“ESD-related Process Effects in Mixed-voltage Sub-0.5um Technologies”, Vikas Gupta, Ajith Amerasekera, Sridhar Ramaswamy and Alwin Tsao, Published date not available, 9 pgs.
“Substrate Triggering and Salicide Effects on ESD Performance and Protection Circuit Design in Deep Submicron CMOS Processes”, IEEE Electron Device Meeting Technical Digest, Ajith Amerasekera, Charvaka Duvvury, Vijay Reddy and Mark Rodder, 1995, pp. 547-550.
“A Novel NMOS Transistor for High Performance ESD Protection Devices in 0.18 um CMOS Technology Utilizing Salicide Process”, EOS/ESD Symposium 00, Chang-Su Kim, Hong-Bae Park, Young-Gwan Kim, Dae-Gwan, Kang, Myoung-Goo Lee, Si-Woo Lee, Chan-Hee Jeon, Han-Gu Kim, Young-Jae Yoo and Han-Sub Yoon, pp. 407-412.

Affiliated with

Also associated with

Rating

PMOS electrostatic discharge (ESD) protection device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PMOS electrostatic discharge (ESD) protection device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PMOS electrostatic discharge (ESD) protection device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3758584