Boots – shoes – and leggings
Patent
1983-03-23
1986-05-27
Shaw, Gareth D.
Boots, shoes, and leggings
364133, G06F 1516
Patent
active
045919771
ABSTRACT:
A multi-microprocessor apparatus utilizing a plurality of central processing units arranged in a parallel configuration. Each central processing unit which has its own local memory unit, communicates with a common memory unit on a time shared basis that is synchronized between each central processing unit and the common memory unit.
REFERENCES:
patent: 3337854 (1967-08-01), Cray et al.
patent: 3445822 (1969-05-01), Driscoll
patent: 3505651 (1970-04-01), Barlow et al.
patent: 3715729 (1973-02-01), Mercy
patent: 3886525 (1975-05-01), Brown et al.
patent: 3940743 (1976-02-01), Fitzgerald
patent: 4065809 (1977-12-01), Matsumoto
patent: 4074355 (1978-02-01), Tubbs
patent: 4096571 (1978-06-01), Vander Mey
patent: 4164787 (1979-08-01), Aranguren
patent: 4212057 (1980-07-01), Devlin et al.
Grobicki Chris J.
Kaupinis William M.
Nissen Stanley M.
Dorsey Daniel K.
Shaw Gareth D.
Singer Donald J.
Stepanishen William
The United States of America as represented by the Secretary of
LandOfFree
Plurality of processors where access to the common memory requir does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plurality of processors where access to the common memory requir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plurality of processors where access to the common memory requir will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1574530