Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2007-03-27
2007-03-27
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C700S020000, C710S104000
Reexamination Certificate
active
10444768
ABSTRACT:
A hardware/firmware layer comprising a Device Manager, an Information Manager, a Memory Manager, and a Process Manager contained in one or more semiconductor chips is disclosed. The hardware/firmware layer eliminates the need for an operating system. Each of the Managers comprises a microcontroller associated with a firmware embedded in ROM or Flash memory that contains instruction sets that cause the microcontroller to provide a designated task of device management, information management, memory management and process management. In another aspect of the invention, devices connected to the computer system are “smart devices,” each device having a device microcontroller and embedded device drivers in a ROM or Flash memory. The hardware/firmware of the present invention does not need to search for available devices, provide diagnostic tests or obtain device drivers to communicate with the devices. Instead, the device microcontroller uses the embedded device driver to perform configuration and self diagnostic test as well as device operations. If the device is operational, the device microcontroller sends an identification signal to the hardware/firmware layer of the present to indicate availability of the device.
REFERENCES:
patent: 4831525 (1989-05-01), Saito et al.
patent: 4961131 (1990-10-01), Ashida
patent: 5412798 (1995-05-01), Garney
patent: 5428787 (1995-06-01), Pineau
patent: 5490272 (1996-02-01), Mathis et al.
patent: 5526523 (1996-06-01), Straub et al.
patent: 5559965 (1996-09-01), Oztaskin et al.
patent: 5574886 (1996-11-01), Koike et al.
patent: 5634074 (1997-05-01), Devon et al.
patent: 5715456 (1998-02-01), Bennett et al.
patent: 5742825 (1998-04-01), Mathur et al.
patent: 5748980 (1998-05-01), Lipe et al.
patent: 5764922 (1998-06-01), Peacock et al.
patent: 5802265 (1998-09-01), Bressoud et al.
patent: 5819112 (1998-10-01), Kusters
patent: 5835964 (1998-11-01), Draves et al.
patent: 5878276 (1999-03-01), Aebli et al.
patent: 5935224 (1999-08-01), Svancarek et al.
patent: 5937200 (1999-08-01), Frid et al.
patent: 5960087 (1999-09-01), Tribble et al.
patent: 5999989 (1999-12-01), Patel
patent: 6049854 (2000-04-01), Bedarida
patent: 6061695 (2000-05-01), Slivka et al.
patent: 6105074 (2000-08-01), Yokote
patent: 6108715 (2000-08-01), Leach et al.
patent: 6145021 (2000-11-01), Dawson et al.
patent: 6154836 (2000-11-01), Dawson, III
patent: 6154838 (2000-11-01), Le et al.
patent: 6189049 (2001-02-01), Klein
patent: 6189050 (2001-02-01), Sakarda
International Search Report for PCT/US 02/02310. Mailed on Jun. 13, 2002.
Compaq Computer Corporation, Phoenix Technologies, Ltd. Intel Corporation, Plug and Play BIOS Specification, Version 1.0A, May 5, 1994.
Plug and Play ISA Specification, Version 1.0a, May 5, 1994.
Kim Kenneth S.
Mintz Levin Cohn Ferris Glovsky and Popeo P.C.
Mirabito A. Jason
LandOfFree
Plural microcontrollers for managing CPU allocation and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plural microcontrollers for managing CPU allocation and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plural microcontrollers for managing CPU allocation and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3793748