Computer graphics processing and selective visual display system – Display driving control circuitry – Controlling the condition of display elements
Patent
1994-03-08
1996-01-23
Powell, Mark R.
Computer graphics processing and selective visual display system
Display driving control circuitry
Controlling the condition of display elements
39542108, 345200, G06F 1206
Patent
active
054871468
ABSTRACT:
A data processing device includes a memory, a control circuit, a guide table and an address generating circuit. The control circuit receives a packet transfer request and packet transfer parameters. The packet transfer parameters include a start address, dimension values defining a block of addresses, guide table having guide table entries and a table pointer. Each guide table entry has an address value. The table pointer initially points to a first guide table entry in the guide table. The address generating circuit forms a set of a block of addresses for memory access corresponding to each guide table entry, having a start address from a predetermined combination of the start address and the address value of the guide table entry. The block of addresses are formed from the dimension values. Following the memory accesses, the address generating circuit updates the table pointer to point to a next entry in the guide table. The address generating circuit may add the address value to the prior block starting address or add the guide table value to the starting address. The memory access may be a memory read from the block of addresses or a memory write to the block of addresses.
REFERENCES:
patent: 4639765 (1987-01-01), D'Hont
patent: 4656597 (1987-04-01), Bono et al.
patent: 4665495 (1987-05-01), Thaden
patent: 4718024 (1988-01-01), Guttag et al.
patent: 4769640 (1988-09-01), Sato
patent: 4809201 (1989-02-01), Keklak
patent: 4812988 (1989-03-01), Duthuit et al.
patent: 4920483 (1990-04-01), Pogue et al.
patent: 5077678 (1991-12-01), Guttag et al.
patent: 5142621 (1992-08-01), Guttag et al.
patent: 5162784 (1992-11-01), Guttag et al.
patent: 5165103 (1992-11-01), Takeda et al.
patent: 5197140 (1993-03-01), Balmer
patent: 5212777 (1993-05-01), Gove et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5254979 (1993-10-01), Trevett et al.
patent: 5283863 (1994-02-01), Guttag et al.
patent: 5317333 (1994-05-01), Guttag et al.
Microprocessor Report, Slater, Michael, "ITT Ships Programmable Video Processor," vol. 5, No. 20, Oct. 30, 1991 pp. 1, 6-7, 13.
Balmer Keith
Gove Robert J.
Guttag Karl M.
Poland Sydney W.
Read Christopher J.
Donaldson Richard L.
Kesterson James C.
Marshall, Jr. Robert D.
Powell Mark R.
Texas Instruments Incorporated
LandOfFree
Plural memory access address generation employing guide table en does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plural memory access address generation employing guide table en, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plural memory access address generation employing guide table en will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1510721