PLL (Phase-Locked Loop) circuit

Details PLL (Phase-Locked Loop) circuit PLL (Phase-Locked Loop) circuit

2006-05-23

2006-05-23

Chin, Stephen (Department: 2631)

Pulse or digital communications

Synchronizers

Synchronizing the sampling time of digital data

C375S226000

Reexamination Certificate

active

07050520

ABSTRACT:
If a phase difference between a synchronizing source signal F1and a comparison signal F2is higher than a first lower limit a or lower than a first upper limit b, a comparator3selects this phase difference, if the phase difference is not higher than the lower limit a, selects the lower limit a, and if the phase difference is not lower than the upper limit b, selects the upper limit b, and a divider7A outputs a comparison signal F2obtained by dividing a frequency of an output signal F0, to change a phase of the signal F2so that if the phase difference is not higher than a second lower limit e lower than the lower limit a, the phase difference may become the lower limit a and, if the phase difference is higher than a second upper limit f higher than the upper limit b, the phase difference may become the upper limit b.

REFERENCES:
patent: 6188740 (2001-02-01), Tomaru
patent: 2002/0163391 (2002-11-01), Peterzell
patent: 2-180429 (1990-07-01), None
patent: 2000-68824 (2000-03-01), None

Affiliated with

Also associated with

Rating

PLL (Phase-Locked Loop) circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PLL (Phase-Locked Loop) circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLL (Phase-Locked Loop) circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3618297