Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-09-19
2006-09-19
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S159000, C331SDIG002
Reexamination Certificate
active
07109764
ABSTRACT:
A PLL clock signal generation circuit comprising a phase comparator, a charge pump circuit, a filter circuit, a voltage control oscillator and a divider, wherein a multiple rate control circuit is further included which detects a state of the reference voltage (output from a filter circuit) and controls a change of a multiple rate of a divider according to a state of the detected reference voltage. The multiple rate control circuit further outputs control signal LPFOUT for changing a multiple rate so that the PLL clock signal generation circuit does not deviate from a region capable of locking when being detected of deviation from the region capable of locking by detecting the state of reference voltage.
REFERENCES:
patent: 4516083 (1985-05-01), Turney
patent: 4529892 (1985-07-01), Reilly et al.
patent: 5140284 (1992-08-01), Petersson et al.
patent: 5334952 (1994-08-01), Maddy et al.
patent: 5371480 (1994-12-01), Hedberg et al.
patent: 5923196 (1999-07-01), Okamoto
patent: 5999024 (1999-12-01), Kang
patent: 6049254 (2000-04-01), Knapp et al.
patent: 6275074 (2001-08-01), Hastings
patent: 2003/0007222 (2003-01-01), Kwasaki et al.
patent: 1033815 (2000-09-01), None
patent: 6-326603 (1994-11-01), None
Nakao Yoshihiro
Sakamoto Yasuhiko
Birch, Stewart, Kolasch and Birch LLP
Callahan Timothy P.
Luu An T.
Sharp Kabushiki Kaisha
LandOfFree
PLL clock signal generation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PLL clock signal generation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLL clock signal generation circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559714