PLL circuit with deadlock detection circuit

Oscillators – Automatic frequency stabilization using a phase or frequency... – Plural a.f.s. for a single oscillator

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C331S016000

Reexamination Certificate

active

11280169

ABSTRACT:
Disclosed is a PLL circuit including a deadlock detection circuit includes a counter circuit for counting a clock signal. In a deadlock state, the deadlock detection circuit outputs a deadlock detection signal responsive to an output signal from the counter circuit when the counter circuit has counted a preset number of the clock signal. The deadlock detection signal serves to release the PLL circuit from the dead lock. During the normal operation, the counter circuit does not impart noise to the PLL circuit.

REFERENCES:
patent: 3659286 (1972-04-01), Perkins et al.
patent: 5220293 (1993-06-01), Rogers
patent: 5389898 (1995-02-01), Taketoshi et al.
patent: 5864572 (1999-01-01), Bhagwan
patent: 6700943 (2004-03-01), Miller
patent: 60-247330 (1985-12-01), None
patent: 11-103249 (1999-04-01), None
European Search Report dated Feb. 2, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

PLL circuit with deadlock detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PLL circuit with deadlock detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLL circuit with deadlock detection circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3917811

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.