PLL-based precision phase shifting at CMOS levels

Details PLL-based precision phase shifting at CMOS levels PLL-based precision phase shifting at CMOS levels

1992-04-06

1993-07-20

Chin, Stephen

Pulse or digital communications

Spread spectrum

Direct sequence

307475, H03D 324

Patent

active

052300137

ABSTRACT:
A circuit for generating precise, phase shifted, CMOS level output signals with respect to an input data signal has been provided. The circuit utilizes a phase-locked loop for generating a precise clock signal. This precise clock signal is then utilized to clock a plurality of serially-coupled flip-flops wherein two-times the input data signal is applied to the data input of the first serially-coupled flip-flop. The outputs of the serially-coupled flip-flops are ECL signals which are then translated to CMOS level signals via ECL-CMOS translators. Finally, the output signals of the translators are respectively used to clock divide-by-two configured flip-flops in order to provide the plurality of precise, phase shifted CMOS output signals. The plurality of precise, phase shifted, CMOS output signals have a 50% duty cycle and represent phase shifted versions of the input data signal wherein the minimum time delay between signals is substantially equal to the period of the precise clock signal.

REFERENCES:
patent: 4641322 (1987-02-01), Tsang
patent: 5161173 (1992-11-01), Nordby
patent: 5162746 (1992-11-01), Ghoshal

Affiliated with

Also associated with

Rating

PLL-based precision phase shifting at CMOS levels does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PLL-based precision phase shifting at CMOS levels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLL-based precision phase shifting at CMOS levels will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1766678