PLI-less co-simulation of ISS-based verification systems in...

Details PLI-less co-simulation of ISS-based verification systems in... PLI-less co-simulation of ISS-based verification systems in...

2003-09-29

2008-11-04

Rodriguez, Paul L (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Software program

Reexamination Certificate

active

07447621

ABSTRACT:
A method for providing verification for a simulation design, including obtaining the simulation design comprising a programming language interface system call, encoding a target of the programming language interface system call into the simulation design to obtain a first modified simulation design, modifying the programming language interface system call to reference the target in the first modified simulation design to obtain a second modified simulation design, and verifying the second modified simulation design using a simulation testbench.

REFERENCES:
patent: 5438673 (1995-08-01), Court et al.
patent: 5845064 (1998-12-01), Huggins
patent: 5859962 (1999-01-01), Tipon et al.
patent: 5991529 (1999-11-01), Cox et al.
patent: 6285914 (2001-09-01), Bae et al.
patent: 6332201 (2001-12-01), Chin et al.
patent: 6625759 (2003-09-01), Petsinger et al.
patent: 7139936 (2006-11-01), Petsinger et al.
patent: 2004/0167766 (2004-08-01), Ishtiaq et al.
Josseo Yim et al., “Design Verification of Complex Microprocessors”, 1996, Proceedings of IEEE Asia Pacific Conference on Circuits and Systems, pp. 441-448.
Charles N. Fischer et al., “Crafting a compiler with C”, 1991, Benjamin/Cummings Publishing Company, pp. 622-636.
Synopsys, “Smart Verification with VCS 7.0”, Apr. 2003, retrieved from www.synopsys.com/products/simulation/smart—verif—wp.html, pp. 1-5.
Samir Palnitkar, “Verilog HDL”, 1996, SunSoft Press, pp. 157-167, 229-237, 249-251.
Nathan Dohm et al., “Zen and the Art of Alpha Verification”, 1998, Proceedings of International Conference on Computer Design: VLSI in Computers and Processors, seven unnumbered pages.
Marines Puig-Medina et al., “Verification of Configurable Processor Cores”, 2000, Proceedings of the 2000 Design Automation Conference, pp. 426-431.
Darren Brown et al., “Functional Verification of a Multiple-Issue, Out-of-Order, Superscalar Alpha Processor- The DEC Alpha 21264 Microprocessor”, 1998, Proceedings of the Design Automation Conference 1998, pp. 638-643.
Charles Dawson et al., “The Verilog Procedural Interface for the Verilog Hardware Description Language”, 1996, Proceedings of the 1996 IEEE International Verilog HDL Conference, pp. 17-23.

Affiliated with

Also associated with

Rating

PLI-less co-simulation of ISS-based verification systems in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PLI-less co-simulation of ISS-based verification systems in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLI-less co-simulation of ISS-based verification systems in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4046251