Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2006-01-20
2008-10-07
Deo, Duy-Vu N (Department: 1792)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S425000, C438S426000, C438S696000, C438S700000
Reexamination Certificate
active
07432172
ABSTRACT:
A plasma etching method for etching an object to be processed, which has at least an etching target layer and a patterned mask layer formed on the etching target layer, to form a recess corresponding to a pattern of the mask layer in the etching target layer, includes a first plasma process of forming deposits on the etching target layer at least around a boundary between the etching target layer and the mask layer in an opening portion constituting the pattern of the mask layer, and a second plasma process of forming the recess by etching the etching target layer after the first plasma process. An edge portion of an upper sidewall constituting the recess is rounded off in the second plasma process.
REFERENCES:
patent: 5674775 (1997-10-01), Ho et al.
patent: 5753561 (1998-05-01), Lee et al.
patent: 5807789 (1998-09-01), Chen et al.
patent: 5945724 (1999-08-01), Parekh et al.
patent: 6153478 (2000-11-01), Lin et al.
patent: 6174786 (2001-01-01), Kelley et al.
patent: 2003/0148224 (2003-08-01), Vahedi et al.
Oka Hiromi
Shimizu Akitaka
Deo Duy-Vu N
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Tokyo Electron Limited
LandOfFree
Plasma etching method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma etching method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma etching method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4009942