Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2005-05-20
2009-06-09
Hjerpe, Richard (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S061000, C345S062000, C345S063000, C345S064000, C345S065000, C345S066000, C345S067000
Reexamination Certificate
active
07545346
ABSTRACT:
A plasma display panel (PDP) includes first and second substrates provided in opposition to one another, address electrodes formed on the first substrate, barrier ribs mounted between the first and second substrates so as to define a plurality of discharge cells, phosphor layers formed in the discharge cells, first and second electrodes formed on the second substrate, and third electrodes mounted between the first and second electrodes at positions corresponding to the discharge cells. The first and second electrodes are positioned further from the second substrate than the third electrodes, and a spacing is provided between the first and second electrodes. A method for driving the PDP includes (a) applying a reset waveform to the third electrodes during a reset interval, (b) applying a scan pulse to the third electrodes during an address interval, and (c) applying a sustain discharge voltage alternately to the first and second electrodes during a sustain discharge interval.
REFERENCES:
patent: 5541618 (1996-07-01), Shinoda
patent: 5661500 (1997-08-01), Shinoda et al.
patent: 5663741 (1997-09-01), Kanazawa
patent: 5674553 (1997-10-01), Sinoda et al.
patent: 5724054 (1998-03-01), Shinoda
patent: 5786794 (1998-07-01), Kishi et al.
patent: 5952782 (1999-09-01), Nanto
patent: RE37444 (2001-11-01), Kanazawa
patent: 6380677 (2002-04-01), Park et al.
patent: 6411031 (2002-06-01), Ha et al.
patent: 6630916 (2003-10-01), Shinoda
patent: 6707436 (2004-03-01), Setoguchi et al.
patent: 7133005 (2006-11-01), Lee et al.
patent: 02-148645 (1990-06-01), None
patent: 08-096714 (1996-04-01), None
patent: 2845183 (1998-10-01), None
patent: 2917279 (1999-04-01), None
patent: 2000-331615 (2000-11-01), None
patent: 2001-043804 (2001-02-01), None
patent: 2001-256894 (2001-09-01), None
patent: 2001-325888 (2001-11-01), None
patent: 2003-151449 (2003-05-01), None
patent: 2003-168373 (2003-06-01), None
patent: 1999-012587 (1999-02-01), None
patent: 2003-0035741 (2003-05-01), None
patent: 2003-0083564 (2003-10-01), None
patent: 10-2005-0099242 (2005-10-01), None
patent: 10-2005-0101904 (2005-10-01), None
“Final Draft International Standard”, Project No. 47C/61988-1/Ed.1; Plasma Display Panels—Part 1: Terminology and letter symbols, published by International Electrotechnical Commission, IEC. in 2003, and Appendix A—Description of Technology, Annex B—Relationship Between Voltage Terms And Discharge Characteristics; Annex C—Gaps and Annex D—Manufacturing.
Cho Yoon-Hyoung
Choi Young-Do
Hur Min
Bushnell , Esq. Robert E.
Hjerpe Richard
Samsung SDI & Co., Ltd.
Shapiro Leonid
LandOfFree
Plasma display panel and a drive method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma display panel and a drive method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma display panel and a drive method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4093551