Fishing – trapping – and vermin destroying
Patent
1986-12-03
1988-03-22
Niebling, John F.
Fishing, trapping, and vermin destroying
20419223, 2041923, 20419222, 156653, 1566591, 156662, 427255, 430313, 430317, C23C 1434, H01L 21308, H01L 21324
Patent
active
047326581
ABSTRACT:
A substantially planar surface is provided over a silicon semiconductor device by depositing a silicate glass, heating the silicate glass so it reflows, bias sputtering a dielectric layer over the reflowed glass, depositing a photoresist over the dielectric layer and etching away the photoresist and enough of the dielectric to provide a substantially planar surface of the dielectric material. Quartz is the preferred dielectric material.
REFERENCES:
patent: 3983022 (1976-09-01), Auyang et al.
patent: 4007103 (1977-02-01), Baker et al.
patent: 4191603 (1980-03-01), Garbarino et al.
patent: 4433008 (1984-02-01), Schnable et al.
patent: 4455194 (1984-06-01), Yabu et al.
patent: 4474831 (1984-10-01), Downey
S. Shanfield, et al., "Process Characterization of PSG and BPSG Plasma Deposition", LFE Corporation, Clinton, MA 01510.
C. Ramiller et al., "Borophosphosilicate Glass for Low Temperature Reflow".
Avigal, "Inter-Metal Dielectric and Passivation-Related Properties of Plasma BPSG", Intel Corporation, Santa Clara, CA.
J. E. Tong et al., "Process and Film Characterization of PECVD Porophosphosilicate Films for VLSI Applications", Solid St. Tech., 1984.
Honeywell Inc.
Nguyen Nam X.
Niebling John F.
Udseth William T.
LandOfFree
Planarization of silicon semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Planarization of silicon semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planarization of silicon semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-440571