Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material
Reexamination Certificate
2000-03-30
2002-02-12
Elms, Richard (Department: 2824)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
C438S253000, C438S275000, C361S091200, C361S311000, C361S313000, C361S321100, C361S321500
Reexamination Certificate
active
06346466
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to an integrated circuit (“IC”). More specifically, this invention relates to the fabrication of an integrated circuit having an improved polysilicon upper surface, by providing for an approximate planarization of this upper surface.
DESCRIPTION OF THE PRIOR ART
The present invention applies particularly to the fabrication of non-volatile memory integrated circuits. Some examples of non-volatile memory integrated circuits include an EPROM, an EEPROM, a flash memory device, and a complementary metal oxide silicon (“CMOS”) type device. An exemplary device may comprise a field-effect transistor (“FET”) containing a metal gate over thermal oxide over silicon (“MOSFET”), as well as other ultra-large-scale integrated-circuit (“ULSI”) systems.
Non-volatile memory integrated circuits are utilized in a wide variety of commercial and military electronic devices, including, e.g., hand held telephones, radios and digital cameras. The market for these electronic devices continues to demand devices with a lower voltage, a lower power consumption and a decreased chip size. Also, the demand for greater functionality is driving the “design rule” lower, for example, into the sub-half micron range. The sub-half micron range may comprise, e.g., decreasing from a 0.35-0.25 micron technology to a 0.18 micron or a 0.15 micron technology, or even lower.
A portion of a conventional flash memory cell that comprises a flash memory IC is illustrated in FIG.
1
. In referring to
FIG. 1
, a portion of a conventional flash memory cell fabrication process is described. It is understood by one skilled in the art that
FIG. 1
is oriented such that the view is parallel to a word line.
FIG. 1
illustrates a cross-sectional view of the single flash memory cell
10
that is comprised of a conventional substrate
20
. However, the respective source and drain regions are not shown. A tunnel oxide (“T
ox
”) layer
30
is formed over the upper substrate portion
22
, over which is formed a first polysilicon layer
44
. The polysilicon layer
44
may be patterned, for example, by masking and etching. Next, an interpoly dielectric layer
52
, e.g., Oxide Nitride Oxide (“ONO”), is formed over the first polysilicon layer
44
. Then, a second polysilicon layer
61
is formed upon the interpoly dielectric layer
52
. Finally, a conventional silicide layer
80
is formed upon the second polysilicon layer
61
.
The memory device illustrated in
FIG. 1
utilizes the first polysilicon layer
44
as a floating gate in order to store a data element. The floating gate is controlled by the second polysilicon layer
61
that functions as a control gate.
Specifically, in forming the second polysilicon layer
61
as shown in
FIG. 1
, a number of depressions
65
and crevices
67
are formed in an upper portion of the second polysilicon layer
61
. Then, when the silicide layer
80
is deposited upon an upper portion of the second polysilicon layer
61
, the silicide layer
80
adopts at least a portion of the depressions
65
and crevices
67
so as to form word line voids
85
and word line seams
87
.
These word line voids
85
and seams
87
often substantially increase the word line resistance. Because the word line resistance is increased by these word line voids
85
and seams
87
, the word line resistance increases as the design rule continues to shrink, respectively.
In addition, the deposition of the second polysilicon layer
61
is one of the most critical and difficult lithography design rule problems, because of the difficulty of the gate masking of the second polysilicon layer
61
. After the second polysilicon layer
61
deposition is completed, the topography of the upper surface of the second polysilicon layer
61
is often severe enough to detrimentally impact the feature definition by photolithography. Further, the depressions
65
and crevices
67
result in a relatively poor silicide formation. Thus, the conventional method results in an ever deteriorating performance as the design rule continues to shrink.
What is needed is a device and method for improving the ability to form a second polysilicon layer to the design rule with less difficulty. What is also needed is a device and method for improving the ability to form a second polysilicon layer with a reduced and/or eliminated amount and/or severity of depressions and crevices that are conventionally formed in an upper portion of the second polysilicon layer. Finally, what is needed is a device and method for improving the ability to form a silicide layer with a reduced and/or eliminated amount and/or severity of word line voids and seams that are conventionally formed in an upper portion of the silicide layer.
SUMMARY OF THE INVENTION
Embodiments of the present invention are best understood by examining the detailed description and the appended claims with reference to the drawings. However, a brief summary of embodiments of the present invention follows.
Briefly described, an embodiment of the present invention comprises a device and a method that provides for an improved polysilicon layer upper surface. This improvement is achieved by approximately planarizing an upper surface of the second polysilicon layer that is adjacent the silicide layer.
First, the polysilicon layer is preferably formed as a relatively thicker layer as compared to the layer thickness in a conventional device. Then, a portion of the polysilicon layer is removed, preferably utilizing a chemical mechanical polish technique. Thus, this removal achieves a relatively, or approximately, planarized upper surface of the polysilicon layer. Then, for example, a conventional metal layer may be formed upon the relatively planarized polysilicon layer. This approximately planarized upper surface of the polysilicon layer allows for the silicide layer to be formed with a relative reduction in the amount and/or severity of the conventional word line voids and seams.
Other arrangements and modifications will be understood by examining the detailed description and the appended claims with reference to the drawings.
REFERENCES:
patent: 5774327 (1998-06-01), Park
patent: 6177327 (2001-01-01), Chao
patent: 6184093 (2001-02-01), Sung
patent: 6204117 (2001-03-01), Chiou et al.
Avanzino Steven C.
Park Steven K.
Advanced Micro Devices , Inc.
Elms Richard
Foley & Lardner
Luu Pho
LandOfFree
Planarization of a polysilicon layer surface by chemical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Planarization of a polysilicon layer surface by chemical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planarization of a polysilicon layer surface by chemical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2969835