Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2007-01-09
2007-01-09
Schillinger, Laura M. (Department: 2813)
Semiconductor device manufacturing: process
With measuring or testing
C438S017000, C438S019000, C257S048000
Reexamination Certificate
active
10703285
ABSTRACT:
An integrated circuit and e-beam testing method are disclosed. The integrated circuit includes a test structure with a ground grid, a metal pad having a space therein and positioned within the ground grid, and a metal line connected to the ground grid and positioned in the space. Structures for detecting open circuits and short circuits are described.
REFERENCES:
patent: 4167690 (1979-09-01), Gange
patent: 4467400 (1984-08-01), Stopper
patent: 4479088 (1984-10-01), Stopper
patent: 4486705 (1984-12-01), Stopper
patent: 5315130 (1994-05-01), Hively et al.
patent: 5648661 (1997-07-01), Rostoker et al.
patent: 6285040 (2001-09-01), Sanada
patent: 6407564 (2002-06-01), Tseng
patent: 6995393 (2006-02-01), Weiner et al.
patent: 7105917 (2006-09-01), Cho et al.
patent: 2003/0071261 (2003-04-01), Weiner et al.
patent: 2003/0071262 (2003-04-01), Weiner et al.
patent: 2005/0098780 (2005-05-01), Lim et al.
patent: 2006/0118784 (2006-06-01), Lee et al.
Chan Tze Ho Simon
Lim Seng-Keong Victor
Tan Dennis
Chartered Semiconductor Manufacturing Ltd.
Ishimaru Mikio
Schillinger Laura M.
LandOfFree
Planar voltage contrast test structure and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Planar voltage contrast test structure and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planar voltage contrast test structure and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3821241