Planar tungsten interconnect with implanted silicon

Details Planar tungsten interconnect with implanted silicon Planar tungsten interconnect with implanted silicon

1988-02-22

1990-03-06

Mintel, William

357 65, 357 54, 357 91, H01L 2348

Patent

active

049070665

ABSTRACT:
A planar interconnect using selective deposition of a refractory metal such as tungsten into oxide channels is disclosed. A layer of silicon dioxide as thick as the desired tungsten interconnect is placed on the surface of a substrate such as an integrated circuit wafer. Thereafter, a layer of silicon nitride about 100 nm thick is formed on the silicon dioxide. Channels are formed in the silicon dioxide by patterning and etching the composite dielectric layers. After the photoresist is removed, silicon or tungsten atoms at 40 KeV are implanted in the silicon dioxide channels, the silicon nitride acting as a mask. Typically, a dosage as high as 1.times.10.sup.17 cm.sup.-2 is used. The silicon or tungsten implant allows seeding of the tungsten or other retractory metal. The silicon nitride mask is selectively removed by a hot phosphoric acid solution, and a metal film is then selectively deposited to fill the channels in the silicon dioxide layer, which then forms a level of interconnects. The process is repeated to form vias and subsequent levels of interconnects.

REFERENCES:
patent: 4307179 (1981-12-01), Chang et al.
patent: 4347264 (1982-08-01), Lindmayer
patent: 4351892 (1982-09-01), Davis
patent: 4378383 (1983-03-01), Moritz
patent: 4396458 (1983-08-01), Platter et al.
patent: 4531144 (1985-07-01), Holmberg
patent: 4556628 (1985-12-01), Greschner et al.
patent: 4581098 (1986-04-01), Gregor
patent: 4673968 (1987-06-01), Hieber et al.
patent: 4674176 (1987-06-01), Tuckerman
patent: 4689113 (1987-08-01), Belasubramanyam et al.
patent: 4696098 (1987-09-01), Yen
J. Vac. Sci. Tech., 17(4) Jul./Aug. 1980, "Refractory Silicides . . . ", by S. P. Murarka, pp. 775-792.
"A Planar Metallization Process--Its Application to Tri-Level Aluminum Interconnection", by T. Moriya et al., Toshiba Research and Development Center, 1983, pp. 550-553.
"Highly Selective, High Rate Tungsten Deposition", by R. H. Wilson et al., General Electric Corporate Research and Development, 1985, pp. 35-43.
"A Two Level Metal CMOS Process for VLSI Circuits", by Don Barton and Craig Maze, Semiconductor International, Jan. 1985, pp. 98-102.

Affiliated with

Also associated with

Rating

Planar tungsten interconnect with implanted silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Planar tungsten interconnect with implanted silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planar tungsten interconnect with implanted silicon will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-52101