Planar process for making high frequency ion implanted passivate

Metal treatment – Compositions – Heat treating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 56, H01L 21265

Patent

active

040309436

ABSTRACT:
The specification describes new high frequency ion implanted semiconductor devices, novel microwave integrated circuits employing same, and a planar fabrication process for both wherein initially an ion implantation and PN junction passivation mask is formed on one surface of a semiconductor substrate. Next, a heavily doped buried region is ion implanted through an opening in the mask and into the substrate to a preselected controlled depth. Thereafter, one or more additional ion implants are made through the mask opening to complete the active device regions and a PN junction therebetween, all of which are bounded by an annular, higher resistivity unimplanted region of the semiconductor substrate. The PN junction thus formed terminates beneath the implantation and passivation mask, and the semiconductor substrate is then annealed to remove ion implantation damage and to electrically activate the ion implanted regions, while simultaneously controlling the lateral movement of the PN junction beneath the passivation mask. Such annealing does not adversely affect the conductivity and passivation characteristics of either the higher resistivity region or the passivation mask. Openings to the heavily doped buried regions in the substrate are made both opposite and coaxial to the openings in the passivation mask. Precision in the area and depth of these contact openings is achieved by use of a chemical etchant that is preferential to the substrate crystallographic orientation and the impurity concentration levels. Ohmic contact metallization is deposited into the contact openings after which the heat sink metallization is applied to either or both of the metallized contact regions. A mesa is formed to provide discrete structures with the implanted device region surrounded by a ring of high-resistivity semiconductor and thick low-loss dielectric. The resultant device structure exhibits a small degradation in high frequency performance relative to comparable state of the art unpassivated devices.

REFERENCES:
patent: 3383567 (1968-05-01), King et al.
patent: 3431150 (1969-03-01), Dolan, Jr. et al.
patent: 3558366 (1971-01-01), Lepselter
patent: 3896478 (1975-07-01), Henry
Fairfield et al. "Contacting Buried Ion Implanted Layers," IBM Technical Discl. Bull. vol. 13, No. 5, Oct. 1970, p. 1052.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Planar process for making high frequency ion implanted passivate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Planar process for making high frequency ion implanted passivate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planar process for making high frequency ion implanted passivate will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-734279

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.