Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-02-26
1998-12-15
Fourson, George R.
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438433, 438787, 438782, H01L 276
Patent
active
058496254
ABSTRACT:
A process for fabricating an improved planar field oxide (FOX) structure on a silicon substrate was achieved. The process involves forming recessed areas in the silicon substrate where the field oxide is require. A thin silicon oxide is formed on the surface of the recessed areas as a nucleation layer and then a thicker silicon oxide layer is selectively deposited in the recess areas by Liquid Phase Deposition (LPD). The planar FOX structure formed by LPD can be used in conjunction with a FOX structure formed by the conventional LOCal Oxidation of Silicon (LOCOS) process on the same substrate. The planar field oxide formed by LPD eliminates the bird beak structure and the lateral diffusion of the channel stop implant commonly associated with the LOCOS structure.
REFERENCES:
patent: 4539744 (1985-09-01), Burton
patent: 5106777 (1992-04-01), Rodder
patent: 5236861 (1993-08-01), Otsu
patent: 5256593 (1993-10-01), Iwai
patent: 5273928 (1993-12-01), Tani
patent: 5330928 (1994-07-01), Tseng
patent: 5453395 (1995-09-01), Lur
patent: 5472902 (1995-12-01), Lur
Wolf, S. et al Silicion Processing for the VLSIE Era vol. 1, Lattice Press 1986, p. 22.
Wolf, S., Silicon Processing for the VLSI Era vol. 2, Lattice Press, 1990, p. 325.
"A Selective SiO.sub.2 Film-Formation Technology using Liquid Phase Deposition for Fully Planarized Multilevel InterConnections", by T. Homma et al, J. Electrochen Soc. Vol 140, No. 8. Aug. 1993.
Hong Gary
Hsue Chen-Chiu
Fourson George R.
United Microelectronics Coporation
LandOfFree
Planar field oxide isolation process for semiconductor integrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Planar field oxide isolation process for semiconductor integrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planar field oxide isolation process for semiconductor integrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1457342