Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1982-08-27
1984-04-24
Ozaki, G.
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
29571, 29576W, 29578, H01L 21308
Patent
active
044446055
ABSTRACT:
An MOS-type VLSI device is made by a process which provides a planar surface yet maintains geometric control for narrow line widths. The field oxide is recessed by etching the surface of a semiconductor body using thick masking for active device areas. Deposition of field oxide with poor step coverage allows the sidewall to be removed, leaving the top of the field oxide at the same level as the original silicon surface. The thick mask areas are lifted off, resulting in a planar oxide-insulated pattern for formation of transistors or N+ conductive lines.
REFERENCES:
patent: 4002511 (1977-01-01), Magdo et al.
patent: 4055444 (1977-10-01), Rao
patent: 4088516 (1978-05-01), Kondo et al.
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4187125 (1980-02-01), Feist
patent: 4199378 (1980-04-01), van Gils
patent: 4211582 (1980-07-01), Horng et al.
patent: 4256514 (1981-03-01), Pogge
patent: 4274909 (1981-06-01), Venkataraman et al.
patent: 4333227 (1982-07-01), Horng et al.
patent: 4378630 (1983-04-01), Horng et al.
patent: 4394182 (1983-07-01), Maddox
patent: 4394196 (1983-07-01), Iwai
Graham John G.
Ozaki G.
Texas Instruments Incorporated
LandOfFree
Planar field oxide for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Planar field oxide for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planar field oxide for semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-114223