Placement optimizing method/apparatus and apparatus for designin

Details Placement optimizing method/apparatus and apparatus for designin Placement optimizing method/apparatus and apparatus for designin

1990-06-05

1993-04-06

Trans, Vincent N.

Boots, shoes, and leggings

364490, 364489, 364488, 395 21, 395921, G06F 1560

Patent

active

052009084

ABSTRACT:
A method of finding the optimal placement of circuit elements is disclosed in which the optimal position of each circuit element is determined from the results of arithmetic operations performed by a processor network where a plurality of processors are interconnected so as to form a neural network, and each processor takes in its own output and the outputs of all other processors to solve a problem.

REFERENCES:
patent: H354 (1987-10-01), Rubin
patent: 3629843 (1971-12-01), Scheinman
patent: 3681782 (1972-08-01), Scanlon
patent: 3702003 (1972-10-01), Ramirez, Jr. et al.
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4580228 (1986-04-01), Noto
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4719591 (1988-01-01), Hopfield et al.
patent: 4754408 (1988-06-01), Carpenter et al.

Affiliated with

Also associated with

Rating

Placement optimizing method/apparatus and apparatus for designin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Placement optimizing method/apparatus and apparatus for designin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Placement optimizing method/apparatus and apparatus for designin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-541368