Pulse or digital communications – Bandwidth reduction or expansion – Television or motion video signal
Reexamination Certificate
1997-08-12
2001-07-03
Kelley, Chris S. (Department: 2713)
Pulse or digital communications
Bandwidth reduction or expansion
Television or motion video signal
Reexamination Certificate
active
06256347
ABSTRACT:
FIELD OF THE INVENTION
This invention concerns apparatus for decreasing the memory requirements of a digital video processor. In particular, the invention describes apparatus for accurately compressing pixel information before storage in memory.
BACKGROUND OF THE INVENTION
The efficient use of memory is important in the design and operation of image processors. For example, consumer products such as television systems may use image processors including MPEG-2 signal processing. The MPEG (Motion Picture Experts Group) signal compression standard (ISO/IEC 13181-2, May 10, 1994) is a widely accepted image processing standard which is particularly attractive for use with satellite, cable and terrestrial broadcast systems employing high definition television (HDTV) processing among other forms of image processing. Products using high definition displays require 96 Mbits or more of memory to temporarily store MPEG decoded frames prior to display. An MPEG processor requires these frames for motion estimation and compensation to reconstruct accurate images for display.
Systems which reconstruct images from MPEG decoded picture elements (pixels or pels) employ Differential Pulse Coded Modulation (DPCM). In DPCM processing a processor generates a prediction value which anticipates the next pixel value. A summation network subtracts the prediction from the actual pixel value resulting in a difference which is used to represent the video data. This difference, known as prediction error, is generally smaller than the data value, so processing the difference rather than the original pixel value reduces system bandwidth requirements. The prediction error may have a positive or negative value. Ang et al., “Video Compression Makes Big Gains,” IEEE Spectrum, October 1991, describes an MPEG encoder and decoder.
Memory efficient image processors use less memory to store image frames by recoding (recompressing) the block data prior to storage. In the spacial domain, reducing the number of bits per pixel used to store the image frames adversely affects the picture quality if the pixels can not be accurately reconstructed to their original value. Artifacts may occur, especially in smooth areas of the image. Memory reduction image processors should accurately quantize and dequantize the MPEG decoded signal as efficiently and economically as possible.
It is known to take advantage of human optical reception limitations and process luminance and chrominance data differently. Optimizing compression laws for each type of data to account for the energy and frequency components in the data, as well as what the human eye can see, is described in U.S. Pat. No. 4,575,749, by Acampora, et al. Acampora addresses amplitude compression to reduce noise in television signals prior to transmission. Display formats such as 4:2:2 and 4:2:0 also describe compression of video data where luminance and chrominance data have been processed differently. Format ratios 4:2:2 and 4:2:0 indicate that a chrominance data block contains one-half or one-quarter of the amount of information that a luminance data block contains. However, once the video data are received in a display processor, the data are represented as n-bit pixel data. The above known compression techniques do not address compression relative to the display processor.
In the display processor, luminance and chrominance data may be processed separately, but not with respect to recompression. An example of the display processor processing luminance and chrominance data differently would be converting 4:2:2 or 4:2:0 ratio data to raster line data, in that not every pixel is defined with chrominance information. However, this has nothing to do with compressing or recompressing data. Until the MPEG format became available, there was little concern for memory allocation for a display processor, because there was no need for calculating a picture frame from motion vectors or motion composition information. With the advent of the MPEG format, multiple frames of pixel data have to be stored in display associated memory to reconstruct picture frames. Co-pending application Ser. No. 08/579,129 describes recompression of video pixel data prior to storage in frame memory, before being received by the display processor.
More specifically, because chrominance data is commonly defined by fewer pixels (bit-limited) as compared to luminance data (e.g., in the 4:2:2 or 4:2:0 format), further compression or recompression of chrominance data is contraindicated. Compression or recompression of chrominance data, such as by means as quantization, now seriously compromises the ability to accurately reconstruct the original chrominance data for display resulting in reduced picture quality. Reducing memory requirements for display processors such as may be attained through recompressing luminance and chrominance pixel data prior to storage in frame memory, and the need for accurately reconstructing image data for display are competing interests relative to one another. This is particularly true in the case of a high definition system, such as HDTV, where details are clearly displayed.
The present inventors recognize the desirability of providing an efficient data reduction system employing minimal hardware and software which will save memory and reduce the physical size of the processor while minimizing artifacts introduced into the reconstructed image. The disclosed system solves these problems by processing luminance and chrominance data differently according to the principles of the present invention.
SUMMARY OF THE INVENTION
A memory efficient image processor according to the present invention receives a digital data stream of MPEG formatted video data. The MPEG data is decoded and decompressed and presented to the processor as image pixel blocks of luminance and chrominance data. Luminance and chrominance data are recompressed to a predetermined number of bits per pixel block, wherein each pixel representation is allocated an average number of bits for storage in frame memory. The average number of bits per pixel representation is at least one bit less for chrominance data than for luminance data.
REFERENCES:
patent: 4422094 (1983-12-01), Lewis, Jr. et al.
patent: 5045925 (1991-09-01), Saito
patent: 5070402 (1991-12-01), Ishii
patent: 5258835 (1993-11-01), Kato
patent: 5307163 (1994-04-01), Hatano et al.
patent: 5539865 (1996-07-01), Gentile
patent: 5541595 (1996-07-01), Meyer
patent: 5627599 (1997-05-01), Hong
patent: 5838597 (1998-11-01), Pau
patent: 5844608 (1998-12-01), Yu
patent: 0392617 (1990-10-01), None
patent: 0687111A2 (1995-12-01), None
patent: 0778709A1 (1997-06-01), None
patent: 6-062431 (1994-03-01), None
patent: WO97/47139 (1997-12-01), None
“Video compression makes big gains”, by Peng H. Ang, Peter A. Ruetz, and David Auld—LSI Logic Corp., IEEE Spectrum—Oct., 1991, pp. 16-19.
“Fundamentals of Digital Image Processing”, by Anil K. Jain, pp. 476-498, Prentice-Hall International, Inc., 1989.
“Principles of Digital Audio”, Third Edition, by Ken C. Pohlmann, pp. 356-357, McGraw-Hill, Inc., 1995.
T. Kondo et al., Adaptive Dynamic Range Coding Scheme for Future HDTV Digital VTR, Signal Processing of HDTV, III, Turin, Italy, Sep. 4-6, 1991, No. Workshop 4, pp. 43-50.
P. Pirsch: “Block Coding of Color Video Signals”, NTC 1977 Conference Record, Dec. 5-7, 1977, pp. 10:5-1—10:5-5.
*Patent Abstracts of Japan, vol. 018, No. 308, Jun. 13, 1994.
P. Monet & E. Dubois: “Block Adaptive Quantization of Images”, IEEE Transactions on Communications, vol. 41, No.2, Feb. 1993, pp. 303-306.
Beyers, Jr. Billy Wesley
Canfield Barth Alan
Lam Wai-Man
Yu Haoping
Burke Alexander J.
Kelley Chris S.
Kurdyla Ronald H.
Thomson Licensing S.A.
Tripoli Joseph S.
LandOfFree
Pixel block compression apparatus in an image processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pixel block compression apparatus in an image processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pixel block compression apparatus in an image processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2485567