Boots – shoes – and leggings
Patent
1991-09-27
1993-03-09
Lee, Thomas C.
Boots, shoes, and leggings
364DIG1, 364247, 3642473, 3642318, 364238, 395800, G06F 938
Patent
active
051931575
ABSTRACT:
A method and apparatus is disclosed for control of a central processor in response to a branch instruction using two separate, subsequently updated condition codes. Computer architecture is provided wherein the condition codes which determine the processor state result from the execution of instructions prior to the currently executing instruction. When the preceding instructions are executed, condition codes are set and maintained in a first condition code register. The first condition code is transferred to the second condition code register, and the first condition code register is updated to reflect the result of the current instruction execution. Any condition code state such as a branch used by the third instruction is based on the condition code state maintained in the second condition code register.
REFERENCES:
patent: 3881173 (1975-04-01), Larsen et al.
patent: 4378589 (1983-03-01), Finnegan et al.
patent: 4484303 (1984-11-01), Provanzano et al.
patent: 4578750 (1986-03-01), Amdahl et al.
patent: 4742453 (1988-05-01), Shibuya
patent: 4764861 (1988-08-01), Shibuya
patent: 4777587 (1988-10-01), Case et al.
patent: 4791551 (1988-12-01), Garde
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4811211 (1989-03-01), Sandman et al.
patent: 4845659 (1989-07-01), Hrusecky
patent: 4881194 (1989-11-01), Sprague et al.
patent: 4914581 (1990-04-01), Talgam et al.
patent: 4933897 (1990-06-01), Shankar et al.
patent: 4967351 (1990-10-01), Zmyslowski et al.
patent: 5027315 (1991-06-01), Agrawal et al.
DeRosa, John and Levy, Henry, "An Evaluation of Branch Architectures," The 14th Annual International Syumposium on Computer Architecture, Jun. 1987, Pittsburgh, Pa., pp. 10-16.
McFarling, S. and Hennessy, J., "Reducing the Cost of Branches," The 13th Annual International Symposium on Computer Architecture, Jun. 1986, Tokyo, Japan, pp. 396-403.
"Multiple Queued Condition Codes," IBM Technical Disclosure Bulletin, vol. 31, No. 2, Jul. 1988, Armonk, N.Y., pp. 294-296.
Rosocha, W. G., and Lee, E. S., "Performance Enhancement of SISD Processors," The 6th Annual International Symposium on Computer Architecture, Apr. 1979, Toronto, Canada, pp. 216-231.
Barbour Russell G.
Ciavaglia Stephen J.
Soeder Carl A.
Geckil Mehmet
Hewlett--Packard Company
Lee Thomas C.
LandOfFree
Piplined system includes a selector for loading condition code e does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Piplined system includes a selector for loading condition code e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Piplined system includes a selector for loading condition code e will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-215503