Pipelining of multiplexer loops in a digital circuit

Details Pipelining of multiplexer loops in a digital circuit Pipelining of multiplexer loops in a digital circuit

2007-07-03

2007-07-03

Nguyen, Steven (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C375S233000, C708S323000, C708S301000

Reexamination Certificate

active

10055910

ABSTRACT:
An n-level look-ahead network converts input values to intermediate values that are provided to a plurality of multiplexers arranged to form a pipelined multiplexer loop. The first stage of the multiplexer loop consists of a single multiplexer. The second stage consists of at least two multiplexers. Communication links couple the output ports of the second stage multiplexers to the input ports of the first stage multiplexer. A first feedback loop electrically couples the output port of the first stage multiplexer to the control port of the first stage multiplexer. This first feedback loop has a first delay device having a first delay time. A second feedback loop couples the output port of the first stage multiplexer to the control ports of the second stage multiplexers. This second feedback loop includes the first delay device and a second delay device having a second delay time.

REFERENCES:
patent: 6192072 (2001-02-01), Azadet et al.
patent: 6363112 (2002-03-01), Azadet et al.
patent: 2001/0035994 (2001-11-01), Agazzi et al.
patent: 2002/0021767 (2002-02-01), Greiss et al.
patent: 2002/0181575 (2002-12-01), Birru
patent: 2003/0142698 (2003-07-01), Parhi
patent: 1 058 431 (2000-12-01), None
Parhi, Keshab K. et al., “Pipeline Interleaving and Parallelism in Recursive Digital Filter—Part I: Pipelining Using Scattered Look-Ahead and Decomposition,”IEEE Transaction on Acoustics, Speech, and Signal Processing,vol. 37, No. 7, Jul. 1989, pp. 1099-1117.
Parhi, Keshab K. et al., “Static Rate-Optimal Scheduling of Iterative Data-Flow Programs via Optimum Unfolding,”IEEE Transactions on Computers,vol. 40, No. 2, Feb. 1991, pp. 178-195.
Keshab K. Parhi, “Pipelining in Algorithms with Quantizer Loops,”IEEE Transactions on Circuits and Systems,vol. 38, No. 7, Jul. 1991, pp. 745-754.
Keshab K. Parhi, “Low-Energy CSMT Carry Generators and Binary Adders,”IEEE Transactions on Very Large Scale Integration(VLSI)Systems, vol. 7, No. 4, Dec. 1999, pp. 450-462.
Kasturia, Sanjay et al., “Techniques for High-Speed Implementation of Nonlinear Cancellation,”IEEE Journal on Selected Areas in Communications,vol. 9, No. 5, Jun. 1991, pp. 711-717.
European Search Report for European Patent Application No. 03001717.2, 3 pages, dated Sep. 1, 2006.

Affiliated with

Also associated with

Rating

Pipelining of multiplexer loops in a digital circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelining of multiplexer loops in a digital circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelining of multiplexer loops in a digital circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3803821