1993-10-29
1995-04-25
Envall, Jr., Roy N.
Excavating
375341, H03M 1312
Patent
active
054105560
ABSTRACT:
A pipelined Viterbi decoder includes a plurality of circuit stages and a synchronous clocking arrangement for controlling the operations of the circuits within each stage. Specifically, an input stage converts multi-level input signals into streams of even and odd digital data samples. A parallel-precomputation stage adaptively establishes a threshold range for each sample, while a sequence detection stage designates one of the multiple levels for that sample and then determines the validity of that designation. Validity is determined in accordance with the sequence property of alternate samples in multi-level coding. Violations of the sequence property are corrected by a sequence correction stage so that valid, coded data and clock signals are provided at the outputs of the decoder.
REFERENCES:
patent: 3891959 (1975-06-01), Tsuji et al.
patent: 5014276 (1991-05-01), Bush et al.
patent: 5042036 (1991-08-01), Fettweis
patent: 5341387 (1994-08-01), Nguyen
R. Wood nd D. Petersen, "Viterbi Detection of Class IV Partial Response on a Magnetic Recording Channel", EEE Trans. on Comm., COM-34, No. 5, pp. 454-461, 1986.
Olson Charles R.
Yeh Nan-Hsiung
Almeida George B.
Ampex Corporation
Barbas Charles J.
Envall Jr. Roy N.
Garland Steven R.
LandOfFree
Pipelined viterbi decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined viterbi decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined viterbi decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1573051