Boots – shoes – and leggings
Patent
1988-09-02
1992-03-31
Lee, Thomas C.
Boots, shoes, and leggings
3642599, 3642544, 3642631, 364DIG1, G06F 938
Patent
active
051013410
ABSTRACT:
A system and technique for providing early decoding of complex instructions in a pipelined processor uses a programmed logic array to decode instruction segments and loads both the instruction bits and the associated predecoded bits into a FIFO buffer to accumulate a plurality of such entries. Meanwhile, an operand execute pipeline retrieves such entries from the FIFO buffer as needed, using the predecoded instruction bits to rapidly decode and execute the instructions at rates determined by the instructions themselves. Delays due to cache misses are substantially or entirely masked, as the instructions and associated predecoded bits are loaded into the FIFO buffer more rapidly than they are retrieved from it, except during cache misses. A method is described for increasing the effective speed of executing a three operand construct. Another method is disclosed for increasing the effective speed of executing a loop containing a branch instruction by scanning the predecoded bits in establishing a link between successive instructions.
REFERENCES:
patent: 3766527 (1973-10-01), Briley
patent: 3902163 (1975-08-01), Amdahl
patent: 3947823 (1976-03-01), Padegs
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4287561 (1981-09-01), Liptay
patent: 4323964 (1982-04-01), Gruner
patent: 4390946 (1983-06-01), Lane
patent: 4399507 (1983-08-01), Cosgrove
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4454578 (1984-06-01), Matsumoto
patent: 4468736 (1984-08-01), DeSantis et al.
patent: 4519033 (1985-05-01), Vaughn et al.
patent: 4527237 (1985-07-01), Frieder
patent: 4530050 (1985-07-01), Fukunaga
patent: 4574344 (1986-03-01), Harris et al.
patent: 4594655 (1986-06-01), Hao
patent: 4604691 (1986-08-01), Akagi
patent: 4613935 (1986-09-01), Couleur
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4631672 (1986-12-01), Sakamoto
patent: 4658355 (1987-04-01), Hatakeyama
patent: 4683549 (1987-07-01), Takaki
patent: 4685080 (1987-08-01), Rhodes, Jr. et al.
patent: 4691277 (1987-09-01), Kronstadt et al.
patent: 4700291 (1987-10-01), Saito
patent: 4701842 (1987-10-01), Olnowich
patent: 4722050 (1988-01-01), Lee et al.
patent: 4742451 (1988-05-01), Bruckert
patent: 4755935 (1988-07-01), Davis
patent: 4760519 (1988-07-01), Papworth et al.
patent: 4764861 (1988-08-01), Stribuya
patent: 4777587 (1988-10-01), Case
patent: 4794524 (1988-12-01), Carberry
patent: 4811215 (1989-03-01), Smith
Circello Joseph C.
Duerden Richard H.
Luce Roger W.
Olson Ralph H.
Coleman Eric
Edgcore Technology, Inc.
Lee Thomas C.
LandOfFree
Pipelined system for reducing instruction access time by accumul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined system for reducing instruction access time by accumul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined system for reducing instruction access time by accumul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2263959