Pipelined successive approximation analog-to-digital converters

Details Pipelined successive approximation analog-to-digital converters Pipelined successive approximation analog-to-digital converters

1998-10-21

2000-09-26

Phan, Trong

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341161, H03M 112, H03M 138

Patent

active

061248185

ABSTRACT:
Improved pipelined successive approximation analog-to-digital converter circuits are provided. Some embodiments of the present invention comprises two stages in which a first portion of the total bits are evaluated in the first stage of the circuit and then the residue is passed to the second stage of the circuit that evaluates the remaining portion. By operating both stages simultaneously, the throughput is increased. These embodiments utilize two matched buffers to isolate the first and second stages from switching errors of a sampling circuit and the loading effects of comparators associated with the two stages. In another embodiment, upon completion of the conversion of the MSBs, the remaining input signal or residue signal is amplified by a preamp and the output is subsequently sampled by a residue sample and hold circuit (S/H). After the residue is sampled by the residue S/H, the second stage begins to solve the least significant bits (LSBs). The second stage is a matched copy of the first stage. Furthermore, if the CDACs and the preamps corresponding to the two stages are matched, the actual value of the preamp gain does not affect converter linearity. In yet another embodiment, a single preamp buffer is switched between the first and second stages. The preamp provides buffering of the top plates of the capacitor array from the residue sampling switch.

REFERENCES:
patent: 5274377 (1993-12-01), Matsuura et al.
patent: 5764176 (1998-06-01), Ginetti
patent: 5929799 (1999-07-01), Rothenberg
patent: 6028546 (2000-02-01), Signell et al.
J. McCreary, P. Gary, "All-MOS Charge Redistribution Analog to Digital Conversion Techniques--Part 1," IEEE J. of Solid-State Circuits, vol. 10:371-379, Dec. 1975.
S. Sutarja, P. Gary, "A Pipelined 13-bit 250ks/s, 5V Analog to Digital Converter," IEEE J. of Solid-State Circuit, vol. 23:1316-1323, Dec. 1988.
S. Lewis, P. Gary, "A Pipelined 5-Msample/s 9-bit Analog to Digital Converter," IEEE J. of Solid-State Circuits, vol. 22:954-961, Dec. 1987.
T. Cho, P. Gary, "A 10b, 20Msamples/s, 35mW Pipeline A/D Converter," IEEE J. of Solid-State Circuits, vol. 30:166-172, Mar. 1995.
Kanti Bacranta, "A 12-bit Successive-Approximation-Type ADC with Digital Error Correction," IEEE J. of Solid-State Circuits, vol. 21:1016-1024, Jul. 1986.

Affiliated with

Also associated with

Rating

Pipelined successive approximation analog-to-digital converters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined successive approximation analog-to-digital converters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined successive approximation analog-to-digital converters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2103710